{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T09:34:57Z","timestamp":1761989697270},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,10,25]],"date-time":"2022-10-25T00:00:00Z","timestamp":1666656000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,10,25]],"date-time":"2022-10-25T00:00:00Z","timestamp":1666656000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,10,25]]},"DOI":"10.1109\/norcas57515.2022.9934685","type":"proceedings-article","created":{"date-parts":[[2022,11,8]],"date-time":"2022-11-08T20:41:08Z","timestamp":1667940068000},"page":"1-6","source":"Crossref","is-referenced-by-count":9,"title":["Open-Source Chip Design in Academic Education"],"prefix":"10.1109","author":[{"given":"Syed Anas","family":"Alam","sequence":"first","affiliation":[{"name":"Technical University of Denmark,Department of Applied Mathematics and Computer Science,Kgs. Lyngby,Denmark"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jakob Furbo","family":"Enevoldsen","sequence":"additional","affiliation":[{"name":"Technical University of Denmark,Department of Applied Mathematics and Computer Science,Kgs. Lyngby,Denmark"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andreas Alkjaer","family":"Eriksen","sequence":"additional","affiliation":[{"name":"Technical University of Denmark,Department of Applied Mathematics and Computer Science,Kgs. Lyngby,Denmark"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Niels William","family":"Hartmann","sequence":"additional","affiliation":[{"name":"Technical University of Denmark,Department of Applied Mathematics and Computer Science,Kgs. Lyngby,Denmark"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ulrik","family":"Helk","sequence":"additional","affiliation":[{"name":"Technical University of Denmark,Department of Applied Mathematics and Computer Science,Kgs. Lyngby,Denmark"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jorgen Kragh","family":"Jakobsen","sequence":"additional","affiliation":[{"name":"IC Works - Open Source Chip Design"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christa Skytte","family":"Jensen","sequence":"additional","affiliation":[{"name":"Technical University of Denmark,Department of Applied Mathematics and Computer Science,Kgs. Lyngby,Denmark"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nicolai Dyre","family":"Bulow Jespersen","sequence":"additional","affiliation":[{"name":"Technical University of Denmark,Department of Applied Mathematics and Computer Science,Kgs. Lyngby,Denmark"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Karl Herman","family":"Krause","sequence":"additional","affiliation":[{"name":"Technical University of Denmark,Department of Applied Mathematics and Computer Science,Kgs. Lyngby,Denmark"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mads Rumle","family":"Nordstrom","sequence":"additional","affiliation":[{"name":"Technical University of Denmark,Department of Applied Mathematics and Computer Science,Kgs. Lyngby,Denmark"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tjark","family":"Petersen","sequence":"additional","affiliation":[{"name":"Technical University of Denmark,Department of Applied Mathematics and Computer Science,Kgs. Lyngby,Denmark"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luca","family":"Pezzarossa","sequence":"additional","affiliation":[{"name":"Technical University of Denmark,Department of Applied Mathematics and Computer Science,Kgs. Lyngby,Denmark"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Simon Winther","family":"Rasmussen","sequence":"additional","affiliation":[{"name":"Technical University of Denmark,Department of Applied Mathematics and Computer Science,Kgs. Lyngby,Denmark"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Martin","family":"Schoeberl","sequence":"additional","affiliation":[{"name":"Technical University of Denmark,Department of Applied Mathematics and Computer Science,Kgs. Lyngby,Denmark"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jonas Ingerslev","family":"Sorensen","sequence":"additional","affiliation":[{"name":"Technical University of Denmark,Department of Applied Mathematics and Computer Science,Kgs. Lyngby,Denmark"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2405614"},{"key":"ref11","first-page":"75","article-title":"LLVM: A compilation framework for lifelong program analysis & transformation","author":"lattner","year":"0","journal-title":"International Symposium on Code Generation and Optimization (CGO 06)"},{"journal-title":"European chip act","year":"0","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISORC.2015.40"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/WORDS.2002.1000040"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISORC.2013.6913220"},{"journal-title":"Digital Design with Chisel","year":"2019","author":"schoeberl","key":"ref16"},{"key":"ref17","first-page":"53","article-title":"A time-predictable memory network-on-chip","author":"schoeberl","year":"2014","journal-title":"Proceedings of the 14th International Workshop on Worst-Case Execution Time Analysis (WCET 2014)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-018-9300-4"},{"journal-title":"Verilator Veripool","year":"0","key":"ref19"},{"journal-title":"MyHDL manual release 7","year":"2010","author":"decaluwe","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"ref6","article-title":"Openlane: The open-source digital asic implementation flow","author":"ghazy","year":"0","journal-title":"Workshop on open-source eda technology"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISORC.2014.47"},{"journal-title":"Tristan Gingold ghdl-yosys-plugin","year":"0","key":"ref8"},{"journal-title":"Tristan Gingold Ghdl","year":"0","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3326334"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISORC.2013.6913225"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2656106.2656128"},{"journal-title":"Veripool Verilator manual","year":"2020","key":"ref20"},{"journal-title":"Yosys Open SYnthesis Suite","year":"0","author":"wolf","key":"ref22"},{"journal-title":"Icarus verilog","year":"0","author":"williams","key":"ref21"}],"event":{"name":"2022 IEEE Nordic Circuits and Systems Conference (NorCAS)","start":{"date-parts":[[2022,10,25]]},"location":"Oslo, Norway","end":{"date-parts":[[2022,10,26]]}},"container-title":["2022 IEEE Nordic Circuits and Systems Conference (NorCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9933920\/9934110\/09934685.pdf?arnumber=9934685","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,11,28]],"date-time":"2022-11-28T20:08:49Z","timestamp":1669666129000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9934685\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10,25]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/norcas57515.2022.9934685","relation":{},"subject":[],"published":{"date-parts":[[2022,10,25]]}}}