{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T02:02:17Z","timestamp":1740103337213,"version":"3.37.3"},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T00:00:00Z","timestamp":1730160000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T00:00:00Z","timestamp":1730160000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100002341","name":"Academy of Finland","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002341","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,10,29]]},"DOI":"10.1109\/norcas64408.2024.10752440","type":"proceedings-article","created":{"date-parts":[[2024,11,18]],"date-time":"2024-11-18T18:51:05Z","timestamp":1731955865000},"page":"1-7","source":"Crossref","is-referenced-by-count":0,"title":["Cycle Count Estimation of VLIW Processors Using Machine Learning"],"prefix":"10.1109","author":[{"given":"Kari","family":"Hepola","sequence":"first","affiliation":[{"name":"Tampere University,Tampere,Finland"}]},{"given":"Jatan","family":"Shrestha","sequence":"additional","affiliation":[{"name":"Aalto University,Espoo,Finland"}]},{"given":"Joonas","family":"Multanen","sequence":"additional","affiliation":[{"name":"Tampere University,Tampere,Finland"}]},{"given":"Vivienne","family":"Wang","sequence":"additional","affiliation":[{"name":"Aalto University,Espoo,Finland"}]},{"given":"Joni","family":"Pajarinen","sequence":"additional","affiliation":[{"name":"Aalto University,Espoo,Finland"}]},{"given":"Pekka","family":"J\u00e4\u00e4skel\u00e4inen","sequence":"additional","affiliation":[{"name":"Tampere University,Tampere,Finland"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/HPCA.2015.7056063"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1145\/3494523"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/HPCA.2006.1598116"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1145\/2897937.2897977"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/MICRO.2006.6"},{"volume-title":"Microprocessor Architectures: From VLIW to TTA. USA","author":"Corporaal","key":"ref6"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/SiPS.2018.8598408"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/TVLSI.2019.2897508"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/ICCD58817.2023.00022"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1007\/978-3-319-49679-5_8"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1007\/s11265-014-0924-x"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1145\/3656642"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1145\/106972.106991"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1145\/3428264"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/ISCAS.2008.4541637"},{"author":"Foundation","article-title":"Embench: A modern embedded benchmark suite","key":"ref18"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1109\/CVPR.2016.90"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1145\/2939672.2939785"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1145\/3292500.3330701"},{"key":"ref22","article-title":"Understanding and improving layer normalization","volume":"32","author":"Xu","year":"2019","journal-title":"Advances in neural information processing systems"},{"key":"ref23","article-title":"Decoupled weight decay regularization","author":"Loshchilov","year":"2017","journal-title":"arXiv preprint arXiv:1711.05101"},{"doi-asserted-by":"publisher","key":"ref24","DOI":"10.1145\/2845082"}],"event":{"name":"2024 IEEE Nordic Circuits and Systems Conference (NorCAS)","start":{"date-parts":[[2024,10,29]]},"location":"Lund, Sweden","end":{"date-parts":[[2024,10,30]]}},"container-title":["2024 IEEE Nordic Circuits and Systems Conference (NorCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10752391\/10752437\/10752440.pdf?arnumber=10752440","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,27]],"date-time":"2024-11-27T17:47:37Z","timestamp":1732729657000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10752440\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,29]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/norcas64408.2024.10752440","relation":{},"subject":[],"published":{"date-parts":[[2024,10,29]]}}}