{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T05:23:43Z","timestamp":1729661023655,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,11]]},"DOI":"10.1109\/norchip.2013.6702002","type":"proceedings-article","created":{"date-parts":[[2014,1,10]],"date-time":"2014-01-10T15:09:12Z","timestamp":1389366552000},"page":"1-4","source":"Crossref","is-referenced-by-count":3,"title":["Design-space exploration of the configurable 32 bit VLIW processor CoreVA for signal processing applications"],"prefix":"10.1109","author":[{"given":"Gregor","family":"Sievers","sequence":"first","affiliation":[]},{"given":"Peter","family":"Christ","sequence":"additional","affiliation":[]},{"given":"Julian","family":"Einhaus","sequence":"additional","affiliation":[]},{"given":"Thorsten","family":"Jungeblut","sequence":"additional","affiliation":[]},{"given":"Mario","family":"Porrmann","sequence":"additional","affiliation":[]},{"given":"Ulrich","family":"Ruckert","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ICSENS.2013.6688593"},{"journal-title":"Implementation of a Fast Artificial Neural Network Library (Fann)","year":"2003","author":"nissen","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/1656274.1656278"},{"key":"3","first-page":"60","article-title":"a 2.6-µw sub-threshold mixed-signal ecg soc","author":"jocke","year":"2009","journal-title":"2009 Symposium on VLSI Circuits VLSIC"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-01341-6_13"},{"key":"1","first-page":"264","article-title":"Wireless sensor networks and applications: A survey","volume":"7","author":"garci?a-herna?ndez","year":"2007","journal-title":"Int Journal of Computer Science and Network Security"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.2316\/P.2011.751-009"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ACSD.2005.2"},{"key":"6","first-page":"2266","article-title":"Software-based performance and complexity analysis for the design of embedded classification systems","author":"ring","year":"2012","journal-title":"21st Int Conf on Pattern Recognition"},{"key":"5","doi-asserted-by":"crossref","first-page":"102","DOI":"10.1007\/978-3-642-24154-3_11","article-title":"Power\/performance exploration of single-core and multi-core processor approaches for biomedical signal processing","volume":"6951","author":"dogan","year":"2011","journal-title":"Integrated Circuit and System Design Power and Timing Modeling Optimization and Simulation"},{"key":"4","article-title":"Ultra Low Power programmable biomedical SoC for on-body ECG and EEG processing","author":"bu?sze","year":"2010","journal-title":"IEEE Asian Solid-State Circuits Conf"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2220671"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/800046.801649"}],"event":{"name":"2013 NORCHIP","start":{"date-parts":[[2013,11,11]]},"location":"Vilnius, Lithuania","end":{"date-parts":[[2013,11,12]]}},"container-title":["2013 NORCHIP"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6693155\/6701993\/06702002.pdf?arnumber=6702002","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T01:51:09Z","timestamp":1498096269000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6702002\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,11]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/norchip.2013.6702002","relation":{},"subject":[],"published":{"date-parts":[[2013,11]]}}}