{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T08:19:17Z","timestamp":1725524357295},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/norchip.2014.7004725","type":"proceedings-article","created":{"date-parts":[[2015,1,13]],"date-time":"2015-01-13T20:13:46Z","timestamp":1421180026000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Implementation of a dynamic wordlength SIMD multiplier"],"prefix":"10.1109","author":[{"family":"Yangxurui Liu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Liang Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Viktor","family":"Owall","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Shuming Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1964.263830"},{"key":"2","first-page":"118","author":"madrid","year":"1992","journal-title":"Modified Booth Algorithm for High Radix Multiplication"},{"key":"10","first-page":"193","author":"co","year":"2014","journal-title":"Energy Efficient Sqrd Processor for Lte - A Using A Group-sort Update Scheme"},{"key":"1","first-page":"266","author":"lee","year":"2013","journal-title":"Fine Grain Word Length Optimization for Dynamic Precision Scaling in Dsp Systems"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/12.863039"},{"key":"6","first-page":"82","author":"anderson","year":"2011","journal-title":"A 1 5 Ghz Vliw Dsp Cpu with Integrated Floating Point and Fixed Point Instructions in 40 Nm Cmos"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2004.10.004"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.41"},{"journal-title":"Dynamically Reconfigurable Architectures for Real-time Baseband Processing","year":"2014","author":"zhang","key":"9"},{"journal-title":"Fast Multiplication Algorithms and Implementation","year":"1994","author":"bewick","key":"8"}],"event":{"name":"2014 NORCHIP","start":{"date-parts":[[2014,10,27]]},"location":"Tampere","end":{"date-parts":[[2014,10,28]]}},"container-title":["2014 NORCHIP"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6962987\/7004694\/07004725.pdf?arnumber=7004725","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T05:19:23Z","timestamp":1490332763000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7004725\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/norchip.2014.7004725","relation":{},"subject":[],"published":{"date-parts":[[2014,10]]}}}