{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T09:50:20Z","timestamp":1725443420130},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/norchip.2014.7004736","type":"proceedings-article","created":{"date-parts":[[2015,1,13]],"date-time":"2015-01-13T15:13:46Z","timestamp":1421162026000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Customization methodology of a Coarse Grained Reconfigurable architecture"],"prefix":"10.1109","author":[{"given":"Siavoosh Payandeh","family":"Azad","sequence":"first","affiliation":[]},{"given":"Nasim","family":"Farahini","sequence":"additional","affiliation":[]},{"given":"Ahmed","family":"Hemani","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2013.6572129"},{"journal-title":"Dynamically Reconfigurable Resource Array","year":"2012","author":"shami","key":"2"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHIP.2010.5669439"},{"journal-title":"Coarse-grained Reconfigurable Architectures Design Space Exploration","year":"2001","author":"nageldinger","key":"1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2044667"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2025280"},{"key":"5","doi-asserted-by":"crossref","first-page":"28","DOI":"10.1145\/307338.300982","article-title":"Piperench: A co\/processor for streaming multimedia acceleration","author":"goldstein","year":"1999","journal-title":"Proceedings of the 26th Annual International Symposium on Computer Architecture Ser ISCA '99"},{"key":"4","first-page":"12","author":"hauser","year":"1997","journal-title":"Garp A Mips Processor with A Reconfigurable Coprocessor"},{"key":"9","first-page":"369","article-title":"P-vex: A reconfigurable and extensible softcore vliw processor","author":"wong","year":"2008","journal-title":"ICECE Technology 2008 FPT 2008 International Conference on"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.27"}],"event":{"name":"2014 NORCHIP","start":{"date-parts":[[2014,10,27]]},"location":"Tampere","end":{"date-parts":[[2014,10,28]]}},"container-title":["2014 NORCHIP"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6962987\/7004694\/07004736.pdf?arnumber=7004736","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T23:34:45Z","timestamp":1498174485000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7004736\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/norchip.2014.7004736","relation":{},"subject":[],"published":{"date-parts":[[2014,10]]}}}