{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T10:55:41Z","timestamp":1730285741925,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,10]]},"DOI":"10.1109\/norchip.2015.7364355","type":"proceedings-article","created":{"date-parts":[[2015,12,28]],"date-time":"2015-12-28T21:35:01Z","timestamp":1451338501000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["A 10-bit reference free current mode SAR ADC with 58.4 dB SFDR at 50 MS\/s in 90 nm CMOS"],"prefix":"10.1109","author":[{"given":"Abdelrahman","family":"Elkafrawy","sequence":"first","affiliation":[]},{"given":"Jens","family":"Anders","sequence":"additional","affiliation":[]},{"given":"Maurits","family":"Ortmanns","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"A 10-bit 150MS\/s Current Mode SAR ADC in 90 nm CMOS","author":"elkafrawy","year":"2015","journal-title":"11th IEEE PRIME"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2013.6815449"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2014.6908600"},{"key":"ref6","first-page":"2957","article-title":"A sub-1 \/?W, 16 kHz current-mode SAR-ADC for single-neuron spike recording","author":"haaheim","year":"2012","journal-title":"IEEE ISCAS"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433970"},{"key":"ref5","first-page":"2821","article-title":"A 480mW 2.6GS\/s 10b Time-Interleaved ADC With 48.5 dB SNDR up to Nyquist in 65 nm CMOS","volume":"46","author":"doris","year":"2011","journal-title":"IEEE JSSC"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2014.7049940"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126611007049"},{"key":"ref2","first-page":"1173","article-title":"A 70 dB DR 10b 0-to-80MS\/s Current-Integrating SAR ADC With Adaptive Dynamic Range","volume":"49","author":"malki","year":"2014","journal-title":"IEEE JSSC"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1049\/el:19921258"},{"key":"ref1","first-page":"464","article-title":"A 21 fJ\/conversion-step 9 ENOB 1.6 GS\/s 2x Time-Interleaved FATI SAR ADC with Background Offset and Timing-skew Calibration in a 45 nm CMOS","author":"sung","year":"2015","journal-title":"IEEE ISSCC"}],"event":{"name":"2015 Nordic Circuits and Systems Conference (NORCAS): NORCHIP & International Symposium on System-on-Chip (SoC)","start":{"date-parts":[[2015,10,26]]},"location":"Oslo, Norway","end":{"date-parts":[[2015,10,28]]}},"container-title":["2015 Nordic Circuits and Systems Conference (NORCAS): NORCHIP & International Symposium on System-on-Chip (SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7360269\/7364350\/07364355.pdf?arnumber=7364355","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,25]],"date-time":"2017-03-25T00:29:25Z","timestamp":1490401765000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7364355\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/norchip.2015.7364355","relation":{},"subject":[],"published":{"date-parts":[[2015,10]]}}}