{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T15:23:31Z","timestamp":1725809011862},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,10]]},"DOI":"10.1109\/norchip.2015.7364356","type":"proceedings-article","created":{"date-parts":[[2015,12,28]],"date-time":"2015-12-28T21:35:01Z","timestamp":1451338501000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["A 65nm CMOS fraction-N digital PLL with shaped in-band phase noise"],"prefix":"10.1109","author":[{"given":"Ahmed","family":"Mahmoud","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pietro","family":"Andreani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ping","family":"Lu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/JSSC.2012.2191676"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/JSSC.2009.2014709"},{"key":"ref10","first-page":"54","article-title":"A 5.3 GHz Digital to time converter Based Fractional - N All Digital PLL","author":"pavolovic","year":"0","journal-title":"ISSCC 2011"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/ISSCC.2013.6487763"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/RFIC.2013.6569547"},{"key":"ref8","first-page":"432","article-title":"A 9GHz Dual-Mode Digitally Controlled Oscillator for GSM\/UMTS Transceivers in 65nm CMOS","author":"chen","year":"2007","journal-title":"Proc IEEE A-SSCC"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/ESSCIRC.2014.6942090"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/JSSC.2010.2040306"},{"key":"ref9","first-page":"88","article-title":"A 2.9-to-4.0GHz fractional-N digital PLL with bang-bang phase detector and 560fsrms integrated jitter at 4.5mw power","author":"tasca","year":"2011","journal-title":"ISSCC 2011"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/4.823449"}],"event":{"name":"2015 Nordic Circuits and Systems Conference (NORCAS): NORCHIP & International Symposium on System-on-Chip (SoC)","start":{"date-parts":[[2015,10,26]]},"location":"Oslo, Norway","end":{"date-parts":[[2015,10,28]]}},"container-title":["2015 Nordic Circuits and Systems Conference (NORCAS): NORCHIP & International Symposium on System-on-Chip (SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7360269\/7364350\/07364356.pdf?arnumber=7364356","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T20:01:19Z","timestamp":1490385679000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7364356\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/norchip.2015.7364356","relation":{},"subject":[],"published":{"date-parts":[[2015,10]]}}}