{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T15:17:08Z","timestamp":1725722228241},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,10]]},"DOI":"10.1109\/norchip.2015.7364362","type":"proceedings-article","created":{"date-parts":[[2015,12,28]],"date-time":"2015-12-28T16:35:01Z","timestamp":1451320501000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["A hardware architecture for the Branch and Bound Flow-Shop Scheduling algorithm"],"prefix":"10.1109","author":[{"given":"Mikhael","family":"Daouri","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fernando A.","family":"Escobar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Xin Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Carlos","family":"Valderrama","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2012.219"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CLUSTER.2012.18"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2006.270325"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723127"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.2931"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2013.07.023"}],"event":{"name":"2015 Nordic Circuits and Systems Conference (NORCAS): NORCHIP & International Symposium on System-on-Chip (SoC)","start":{"date-parts":[[2015,10,26]]},"location":"Oslo, Norway","end":{"date-parts":[[2015,10,28]]}},"container-title":["2015 Nordic Circuits and Systems Conference (NORCAS): NORCHIP & International Symposium on System-on-Chip (SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7360269\/7364350\/07364362.pdf?arnumber=7364362","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T16:09:10Z","timestamp":1490371750000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7364362\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/norchip.2015.7364362","relation":{},"subject":[],"published":{"date-parts":[[2015,10]]}}}