{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T23:35:40Z","timestamp":1729640140005,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,10]]},"DOI":"10.1109\/norchip.2015.7364365","type":"proceedings-article","created":{"date-parts":[[2015,12,28]],"date-time":"2015-12-28T21:35:01Z","timestamp":1451338501000},"page":"1-4","source":"Crossref","is-referenced-by-count":3,"title":["An ultra-low-power\/high-speed 9-bit adder design: Analysis and comparison Vs. technology from 130nm-LP to UTBB FD-SOI-28nm"],"prefix":"10.1109","author":[{"given":"Hourieh","family":"Attarzadeh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Snorre","family":"Aunet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Trond","family":"Ytterdal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"crossref","DOI":"10.1007\/978-0-387-71713-5","article-title":"Low Power Design Essentials","author":"rabaey","year":"2009"},{"key":"ref3","first-page":"116","article-title":"A 9\/spl mu\/w 50mhz 32b adder using a self-adjusted forward body bias in socs","volume":"1","author":"ishibashi","year":"0"},{"article-title":"Sub-threshold Design for Ultra Low-Power Systems (Series on Integrated Circuits and Systems)","year":"2006","author":"wang","key":"ref10"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2295977"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/368434.368755"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2155658"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCE.2010.5670687"},{"key":"ref8","first-page":"90","article-title":"Implementation and comparison of digital arithmetics for low voltage \/ low energy operation","author":"holen","year":"2015"},{"key":"ref7","first-page":"465","article-title":"Three sub-fj power-delay-product subthreshold cmos gates","author":"aunet","year":"2005","journal-title":"Proceedings of 2005 International Conference on Very Large Scale Integration of System on Chip (VLSI-SoC)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.179198"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/11494669_60"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1977.1050882"}],"event":{"name":"2015 Nordic Circuits and Systems Conference (NORCAS): NORCHIP & International Symposium on System-on-Chip (SoC)","start":{"date-parts":[[2015,10,26]]},"location":"Oslo, Norway","end":{"date-parts":[[2015,10,28]]}},"container-title":["2015 Nordic Circuits and Systems Conference (NORCAS): NORCHIP & International Symposium on System-on-Chip (SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7360269\/7364350\/07364365.pdf?arnumber=7364365","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T02:36:51Z","timestamp":1498271811000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7364365\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/norchip.2015.7364365","relation":{},"subject":[],"published":{"date-parts":[[2015,10]]}}}