{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T06:23:45Z","timestamp":1729664625685,"version":"3.28.0"},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,10]]},"DOI":"10.1109\/norchip.2015.7364374","type":"proceedings-article","created":{"date-parts":[[2015,12,28]],"date-time":"2015-12-28T21:35:01Z","timestamp":1451338501000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["Design and evaluation of correlation accelerator in IEEE-802.11a\/g receiver using a template-based Coarse-Grained Reconfigurable Array"],"prefix":"10.1109","author":[{"given":"Sajjad","family":"Nouri","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Waqar","family":"Hussain","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jari","family":"Nurmi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/ReCoSoC.2012.6322900"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/FPL.2009.5272353"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1007\/978-1-4020-5530-0_5"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/FPL.2008.4629990"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/DDECS.2010.5491775"},{"key":"ref15","article-title":"OFDM Wireless LANs: A Theoretical and Practical Guide","author":"heiskala","year":"0","journal-title":"Copyright ©2002 by Sams Publishing"},{"key":"ref16","article-title":"Implementation of IEEE-802.11a\/gReceiver Blocks on a Coarse-Grained Reconfigurable Array","author":"nouri","year":"2015","journal-title":"Conference on Design & Architectures for Signal & Image Processing"},{"year":"2014","first-page":"2","article-title":"Altera Product Catalog. 2015","key":"ref17"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"203","DOI":"10.1109\/TCAD.2006.884574","article-title":"Measuring the Gap Between FPGAs and ASICs","volume":"26","author":"ian","year":"2007","journal-title":"Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on"},{"key":"ref19","first-page":"610","article-title":"Definition and SIMD implementation of a multi-processing architecture approach on FPGA","author":"bonnot","year":"0","journal-title":"Proceedings of the Design Automation and Test in Europe (DATE)"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1007\/s11554-008-0071-3"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"351","DOI":"10.1007\/978-3-642-12133-3_33","article-title":"Systolic Algorithm Mapping for Coarse Grained Reconfigurable Array Architectures","volume":"5992","author":"kunjan","year":"2010","journal-title":"Reconfigurable Computing Architectures Tools and Applications"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"61","DOI":"10.1007\/978-3-540-45234-8_7","article-title":"ADRES: An architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix","volume":"2778","author":"mei","year":"2003","journal-title":"Field-Programmable Logic and Applications"},{"key":"ref5","first-page":"279","article-title":"A reconfigurable architecture for entropy decoding and IDCT in H.264","author":"chia-cheng","year":"2009","journal-title":"VLSI Design Automation and Test 2009 VLSI-DAT '09 International Symposium on"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1023\/A:1024499601571"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1023\/A:1008189221436"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/NORCHP.2009.5397829"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/ISSOC.2010.5625545"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1145\/2442116.2442120"},{"key":"ref20","first-page":"9","article-title":"A dynamically adaptive DSP for heterogeneous recongurable platforms","author":"campi","year":"0","journal-title":"Proc of Design Automation and Test in Europe (DATE '07) EDA Consortium"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1145\/2228360.2228568"}],"event":{"name":"2015 Nordic Circuits and Systems Conference (NORCAS): NORCHIP & International Symposium on System-on-Chip (SoC)","start":{"date-parts":[[2015,10,26]]},"location":"Oslo, Norway","end":{"date-parts":[[2015,10,28]]}},"container-title":["2015 Nordic Circuits and Systems Conference (NORCAS): NORCHIP & International Symposium on System-on-Chip (SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7360269\/7364350\/07364374.pdf?arnumber=7364374","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T02:36:51Z","timestamp":1498271811000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7364374\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/norchip.2015.7364374","relation":{},"subject":[],"published":{"date-parts":[[2015,10]]}}}