{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T10:55:42Z","timestamp":1730285742377,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,10]]},"DOI":"10.1109\/norchip.2015.7364375","type":"proceedings-article","created":{"date-parts":[[2015,12,28]],"date-time":"2015-12-28T16:35:01Z","timestamp":1451320501000},"page":"1-8","source":"Crossref","is-referenced-by-count":5,"title":["Design, implementation and analysis of a run-time configurable Memory Management Unit on FPGA"],"prefix":"10.1109","author":[{"given":"Farid","family":"Shamani","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vida Fakour","family":"Sevom","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jari","family":"Nurmi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tapani","family":"Ahonen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/FPT.2013.6718331"},{"year":"2014","article-title":"Stratix V Device Handbook Volume 1: Device Interfaces and Integration","key":"ref11"},{"key":"ref12","first-page":"570","article-title":"PowerPC Processor Reference Guide Embedded Development Kit","year":"2003","journal-title":"EDK 6 1"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1007\/978-1-4020-5530-0_11"},{"key":"ref14","first-page":"28","article-title":"Hardware Implementation of Random Number Generators","volume":"22","author":"wijesinghe","year":"2006","journal-title":"Proceedings of the Technical Sessions"},{"key":"ref15","first-page":"17","article-title":"COFFEE – a core for free","author":"kylli","year":"2003","journal-title":"Proceedings of International Symposium on System-on-Chip"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/MM.1986.304739"},{"key":"ref3","first-page":"703","article-title":"Computer Organization and Design","author":"patterson","year":"2009"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/ICCSN.2011.6014582"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/MELCON.1991.162008"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/FPT.2013.6718414"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1145\/1601896.1601937"},{"key":"ref2","first-page":"229","article-title":"The Cache Memory Book","author":"handy","year":"1998"},{"key":"ref1","first-page":"725","author":"hwang","year":"2000","journal-title":"Advanced Computer Architecture"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/FPL.2010.115"}],"event":{"name":"2015 Nordic Circuits and Systems Conference (NORCAS): NORCHIP & International Symposium on System-on-Chip (SoC)","start":{"date-parts":[[2015,10,26]]},"location":"Oslo, Norway","end":{"date-parts":[[2015,10,28]]}},"container-title":["2015 Nordic Circuits and Systems Conference (NORCAS): NORCHIP & International Symposium on System-on-Chip (SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7360269\/7364350\/07364375.pdf?arnumber=7364375","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T21:09:35Z","timestamp":1490389775000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7364375\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/norchip.2015.7364375","relation":{},"subject":[],"published":{"date-parts":[[2015,10]]}}}