{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T10:55:43Z","timestamp":1730285743599,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,10]]},"DOI":"10.1109\/norchip.2015.7364402","type":"proceedings-article","created":{"date-parts":[[2015,12,28]],"date-time":"2015-12-28T21:35:01Z","timestamp":1451338501000},"page":"1-4","source":"Crossref","is-referenced-by-count":5,"title":["Parallel independent FFT implementation on intel processors and Xeon phi for LTE and OFDM systems"],"prefix":"10.1109","author":[{"given":"Mounir","family":"Khelifi","sequence":"first","affiliation":[]},{"given":"Daniel","family":"Massicotte","sequence":"additional","affiliation":[]},{"given":"Yvon","family":"Savaria","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1002\/9780470825631"},{"journal-title":"Intel Xeon Phi Coprocessor High Performance Programming","year":"2013","author":"jeffers","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1037\/\/1082-989X.2.3.292"},{"key":"ref13","first-page":"3312","article-title":"Fully Optimized Code Block Segmentation Algorithm for LTE-Advanced","author":"lenzi","year":"2013","journal-title":"Wireless Comm and Networking Conf"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2002.1005373"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/RadioElek.2013.6530923"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2013.2260371"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICACCCT.2014.7019365"},{"key":"ref8","first-page":"124","article-title":"Single and multi-threading MRI reconstruction based on FFTW 2.X and Intel MKL","author":"qi","year":"2011","journal-title":"IEEE Int Conf on Computer Science and Automation Engineering (CSAE)"},{"key":"ref7","first-page":"13","article-title":"GPU-Based FFT Computation for Multi-GigabitWirelessHD Baseband Processing","volume":"2010","author":"hinitt","year":"0","journal-title":"EURASIP J on Wireless Comm and Networking"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CISE.2010.5677108"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVDAT.2015.7208107"},{"journal-title":"Parallel Programming with Intel Parallel Studio XE","year":"2012","author":"chappell","key":"ref9"}],"event":{"name":"2015 Nordic Circuits and Systems Conference (NORCAS): NORCHIP & International Symposium on System-on-Chip (SoC)","start":{"date-parts":[[2015,10,26]]},"location":"Oslo, Norway","end":{"date-parts":[[2015,10,28]]}},"container-title":["2015 Nordic Circuits and Systems Conference (NORCAS): NORCHIP & International Symposium on System-on-Chip (SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7360269\/7364350\/07364402.pdf?arnumber=7364402","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T20:01:15Z","timestamp":1490385675000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7364402\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/norchip.2015.7364402","relation":{},"subject":[],"published":{"date-parts":[[2015,10]]}}}