{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T03:33:27Z","timestamp":1729654407573,"version":"3.28.0"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,10]]},"DOI":"10.1109\/norchip.2015.7364406","type":"proceedings-article","created":{"date-parts":[[2015,12,28]],"date-time":"2015-12-28T16:35:01Z","timestamp":1451320501000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["Shared Structurally Synthesized BDDs for speeding-up parallel pattern simulation in digital circuits"],"prefix":"10.1109","author":[{"given":"Raimund","family":"Ubar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lembit","family":"Jurimagi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaan","family":"Raik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456929"},{"key":"ref11","article-title":"Fault Simulation with Parallel Critical Path Tracing in Multi-Core Environment","author":"gorev","year":"0","journal-title":"DATE'2015"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7169287"},{"key":"ref13","article-title":"Multiple SAF Detection Theorem","author":"ubar","year":"0","journal-title":"DDECS' 2012"},{"journal-title":"Essentials of Electronic Testing","year":"2000","author":"bushnell","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/54.124518"},{"key":"ref16","article-title":"SSMIBDDs for Simulation of Digital Circuits","author":"ubar","year":"2009","journal-title":"IEEE Int Conf on Electronics Circuits and Systems"},{"key":"ref17","article-title":"Structural Fault Collapsing by Superposition of BDDs for Test Generation","author":"ubar","year":"2010","journal-title":"ISQED"},{"key":"ref18","article-title":"Lower Bounds of the S3BDDs","author":"mironov","year":"0","journal-title":"DDECS'14"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/123186.123222"},{"key":"ref4","article-title":"BDDs","volume":"27","author":"akers","year":"1978","journal-title":"IEEE Trans on Comp"},{"journal-title":"Test Generation for Digital Circuits Using Alternative Graphs (in Russian)","year":"1976","author":"ubar","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/54.485782"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676819"},{"key":"ref8","article-title":"SSBDDs: Advantageous Model and Efficient Algorithms. WS on Boolean Problems","author":"jutman","year":"2002","journal-title":"Freiberg"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.4018\/978-1-60960-212-3"},{"key":"ref2","doi-asserted-by":"crossref","DOI":"10.1002\/j.1538-7305.1959.tb01585.x","article-title":"Representation of Switching Circuits by BDDs","volume":"38","author":"lee","year":"1959","journal-title":"Bell System Techn J"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1002\/9780470289228"},{"key":"ref9","article-title":"On the OBDD-representation of general Boolean functions","volume":"c 41","author":"liaw","year":"1992","journal-title":"IEEE Trans on Comp"},{"key":"ref20","article-title":"Minimization of FBDDs","author":"g\u00fcnther","year":"0","journal-title":"ASPDAC' 99"}],"event":{"name":"2015 Nordic Circuits and Systems Conference (NORCAS): NORCHIP & International Symposium on System-on-Chip (SoC)","start":{"date-parts":[[2015,10,26]]},"location":"Oslo, Norway","end":{"date-parts":[[2015,10,28]]}},"container-title":["2015 Nordic Circuits and Systems Conference (NORCAS): NORCHIP & International Symposium on System-on-Chip (SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7360269\/7364350\/07364406.pdf?arnumber=7364406","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T22:36:52Z","timestamp":1498257412000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7364406\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/norchip.2015.7364406","relation":{},"subject":[],"published":{"date-parts":[[2015,10]]}}}