{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T13:27:08Z","timestamp":1725542828605},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,11]]},"DOI":"10.1109\/norchip.2016.7792877","type":"proceedings-article","created":{"date-parts":[[2016,12,24]],"date-time":"2016-12-24T13:53:48Z","timestamp":1482587628000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["The REPLICA on-chip network"],"prefix":"10.1109","author":[{"given":"Martti","family":"Forsell","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jussi","family":"Roivainen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ville","family":"Leppanen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/800133.804339"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2014.7094759"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2004.1261005"},{"key":"ref5","first-page":"1","article-title":"A Quantitative Comparison of PRAM basedcEmulated Shared Memory Architectures to Current Multicore CPUs and GPUs","author":"hansson","year":"2014","journal-title":"Proc 11th Workshop on Parallel Systems and Algorithms (PASA'14) in conjunction with the 27th International Conference on Architecture of Computing Systems (ARCS'14)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457239"},{"article-title":"Massively Parallel Processor Bread-boarding (MPPB)","year":"0","author":"rauwerda","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2014.82"},{"key":"ref1","first-page":"1","article-title":"High-Bandwidth on-chip Communication Architecture for General Purpose Computing","author":"forsell","year":"2005","journal-title":"Proceedings the 9th World Multiconference on Systemics Cybernetics and Informatics (WMSCI 2005)"}],"event":{"name":"2016 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC)","start":{"date-parts":[[2016,11,1]]},"location":"Copenhagen, Denmark","end":{"date-parts":[[2016,11,2]]}},"container-title":["2016 IEEE Nordic Circuits and Systems Conference (NORCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7784514\/7792873\/07792877.pdf?arnumber=7792877","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,1,11]],"date-time":"2017-01-11T00:31:59Z","timestamp":1484094719000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7792877\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/norchip.2016.7792877","relation":{},"subject":[],"published":{"date-parts":[[2016,11]]}}}