{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:47:04Z","timestamp":1761648424591,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,11]]},"DOI":"10.1109\/norchip.2016.7792885","type":"proceedings-article","created":{"date-parts":[[2016,12,24]],"date-time":"2016-12-24T08:53:48Z","timestamp":1482569628000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["An OR-type cascaded match line scheme for high-performance and EDP-efficient ternary content addressable memory"],"prefix":"10.1109","author":[{"given":"Jianwei","family":"Zhang","sequence":"first","affiliation":[]},{"given":"Shanxing","family":"Zheng","sequence":"additional","affiliation":[]},{"given":"Fei","family":"Teng","sequence":"additional","affiliation":[]},{"given":"Qiuhong","family":"Ding","sequence":"additional","affiliation":[]},{"given":"Xiaoming","family":"Chen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.872719"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"65009","DOI":"10.1088\/1674-4926\/30\/6\/065009","article-title":"A Cascaded Charge Sharing Technique for Low-Power Match-Line Design in Content-Addressable Memories","volume":"30","author":"zhang","year":"2009","journal-title":"Chinese Journal of Semiconductors"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.916624"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.903089"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852028"},{"key":"ref15","first-page":"3070","article-title":"Self-timed charge recycling search-line drivers in content-addressable memories[C], Circuits and Systems, 2009. ISCAS 2009","author":"zhang","year":"2009","journal-title":"IEEE International Symposium On IEEE"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.34085"},{"key":"ref3","first-page":"1139","article-title":"A low-power CAM design for LZ data compression","author":"lin","year":"2000","journal-title":"IEEE Trans Comput"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.2000.853719"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864128"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000247"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/AINA.2005.181"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.1999.830045"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2003.810516"},{"key":"ref9","first-page":"387","article-title":"200MHz\/200MSPS 3.2W at 1.5V Vdd, 9AMbits ternary CAM with new charge injection match detect circuits and hank selection scheme","author":"kasai","year":"2003","journal-title":"Proceedings of the IEEE Custom Integrated Circuits Conference"}],"event":{"name":"2016 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC)","start":{"date-parts":[[2016,11,1]]},"location":"Copenhagen, Denmark","end":{"date-parts":[[2016,11,2]]}},"container-title":["2016 IEEE Nordic Circuits and Systems Conference (NORCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7784514\/7792873\/07792885.pdf?arnumber=7792885","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,16]],"date-time":"2019-09-16T18:32:54Z","timestamp":1568658774000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7792885\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/norchip.2016.7792885","relation":{},"subject":[],"published":{"date-parts":[[2016,11]]}}}