{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T19:05:44Z","timestamp":1725735944786},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2016,11,1]],"date-time":"2016-11-01T00:00:00Z","timestamp":1477958400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2016,11,1]],"date-time":"2016-11-01T00:00:00Z","timestamp":1477958400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,11]]},"DOI":"10.1109\/norchip.2016.7792892","type":"proceedings-article","created":{"date-parts":[[2016,12,24]],"date-time":"2016-12-24T08:53:48Z","timestamp":1482569628000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["CPCIe: A compression-enabled PCIe core for energy and performance optimization"],"prefix":"10.1109","author":[{"given":"Mohd Amiruddin","family":"Zainol","sequence":"first","affiliation":[{"name":"Department of Electrical and Electronic Engineering, University of Bristol, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jose Luis","family":"Nunez-Yanez","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, University of Bristol, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2014.49"},{"journal-title":"VC707 Evaluation Board for the Virtex-7 FPGA (UG885 v1 7)","year":"0","key":"ref12"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-11167-4_41"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853195"},{"journal-title":"CPCIe project maintained","year":"2016","author":"zainol","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.812288"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645504"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1147\/rd.452.0271"},{"key":"ref10","article-title":"The Netezza data appliance architecture: A platform for high performance data warehousing and analytics","author":"francisco","year":"2011","journal-title":"IBM Redguide"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2014.7082747"},{"year":"0","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.1123"}],"event":{"name":"2016 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC)","start":{"date-parts":[[2016,11,1]]},"location":"Copenhagen, Denmark","end":{"date-parts":[[2016,11,2]]}},"container-title":["2016 IEEE Nordic Circuits and Systems Conference (NORCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7784514\/7792873\/07792892.pdf?arnumber=7792892","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,1]],"date-time":"2023-05-01T11:22:39Z","timestamp":1682940159000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7792892\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/norchip.2016.7792892","relation":{},"subject":[],"published":{"date-parts":[[2016,11]]}}}