{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T16:36:15Z","timestamp":1725554175808},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,11]]},"DOI":"10.1109\/norchip.2016.7792905","type":"proceedings-article","created":{"date-parts":[[2016,12,24]],"date-time":"2016-12-24T08:53:48Z","timestamp":1482569628000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Energy proportional computing with OpenCL on a FPGA-based overlay architecture"],"prefix":"10.1109","author":[{"given":"Awais Hussain","family":"Sani","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jose Luis","family":"Nunez-Yanez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","article-title":"Adapting the DySER architecture with DSP blocks as an Overlay for the Xilinx Zynq","author":"jain","year":"2015","journal-title":"International Workshop on Highly-Efficient Accelerators and Reconfigurable Technologies (HEART)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168949"},{"key":"ref10","first-page":"1","article-title":"pocl: A performance-portable OpenCL implementation","author":"jskel\u00e4inen","year":"2014","journal-title":"International Journal of Parallel Programming"},{"key":"ref6","first-page":"1628","article-title":"Throughput oriented FPGA overlays using DSP blocks","author":"jain","year":"2016","journal-title":"Proceedings of the Design Automation and Test in Europe Conference (DATE)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2365963"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2015.15"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2015.7294016"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/SiPS.2014.6986057"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2016.10"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1878961.1878966"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2012.7"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2014.12"}],"event":{"name":"2016 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC)","start":{"date-parts":[[2016,11,1]]},"location":"Copenhagen, Denmark","end":{"date-parts":[[2016,11,2]]}},"container-title":["2016 IEEE Nordic Circuits and Systems Conference (NORCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7784514\/7792873\/07792905.pdf?arnumber=7792905","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,12,13]],"date-time":"2017-12-13T14:42:23Z","timestamp":1513176143000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7792905\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/norchip.2016.7792905","relation":{},"subject":[],"published":{"date-parts":[[2016,11]]}}}