{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T10:55:53Z","timestamp":1730285753444,"version":"3.28.0"},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/norchip.2017.8124945","type":"proceedings-article","created":{"date-parts":[[2017,11,30]],"date-time":"2017-11-30T17:01:19Z","timestamp":1512061279000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["High-level synthesis for reduction of WCET in real-time systems"],"prefix":"10.1109","author":[{"given":"Andreas Toftegaard","family":"Kristensen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luca","family":"Pezzarossa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jens","family":"Sparso","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1145\/1950413.1950423"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/ISCAS.2008.4541637"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/EUC.2014.26"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1016\/j.procs.2012.04.129"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1016\/j.compeleceng.2016.03.016"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/DSD.2007.4341486"},{"key":"ref16","first-page":"115","article-title":"A review of worst-case execution-time analysis","volume":"128","author":"puschner","year":"2000","journal-title":"The International Journal of Time-Critical Computing Systems"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1007\/978-1-4020-8588-8"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/TCAD.2015.2513673"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1007\/978-3-642-33675-1_35"},{"year":"2017","journal-title":"Vivado High-Level Synthesis","article-title":"Xilinx Inc","key":"ref4"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1016\/j.sysarc.2015.04.002"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1145\/2684746.2689060"},{"key":"ref5","article-title":"The platin tool kit - the T-CREST approach for compiler and WCET integration","author":"hepp","year":"2015","journal-title":"14 Kolloquium Programmiersprachen und Grundlagen der Programmierung"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/ISVLSI.2007.13"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1145\/2513683.2513688"},{"key":"ref2","first-page":"89","article-title":"Is worst-case execution-time analysis a non-problem? Towards new software and hardware architectures","author":"puschner","year":"2002","journal-title":"Proceedings of Second Euromicro International Workshop on WCET Analysis"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/5.259423"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/ASAP.2011.6043233"},{"year":"0","journal-title":"Official Website","key":"ref20"},{"key":"ref22","first-page":"10","article-title":"TACLeBench: A benchmark collection to support worst-case execution time research","volume":"i","author":"falk","year":"2016","journal-title":"16th International Workshop on Worst-Case Execution Time Analysis (WCET 2016)"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1145\/2370036.2145856"}],"event":{"name":"2017 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC)","start":{"date-parts":[[2017,10,23]]},"location":"Linkoping","end":{"date-parts":[[2017,10,25]]}},"container-title":["2017 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8119342\/8124941\/08124945.pdf?arnumber=8124945","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,1,15]],"date-time":"2018-01-15T17:53:02Z","timestamp":1516038782000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8124945\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/norchip.2017.8124945","relation":{},"subject":[],"published":{"date-parts":[[2017,10]]}}}