{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T07:33:26Z","timestamp":1725521606445},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/norchip.2017.8124949","type":"proceedings-article","created":{"date-parts":[[2017,11,30]],"date-time":"2017-11-30T22:01:19Z","timestamp":1512079279000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["Power efficiency optimization of charge pumps in embedded low voltage NOR flash memory"],"prefix":"10.1109","author":[{"given":"W. Steve","family":"Ngueya","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Julien","family":"Mellier","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stephane","family":"Ricard","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jean-Michel","family":"Portal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hassen","family":"Aziza","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICEDSA.2011.5959067"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2290823"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.13164\/re.2016.0321"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/SPEEDAM.2016.7525955"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2016.7495294"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2171346"},{"journal-title":"Charge Pump Circuit Design","year":"0","author":"pan","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1968.16430"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.811991"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1976.1050739"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2002.804544"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.165334"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1981.20336"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131521"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.841499"}],"event":{"name":"2017 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC)","start":{"date-parts":[[2017,10,23]]},"location":"Linkoping","end":{"date-parts":[[2017,10,25]]}},"container-title":["2017 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8119342\/8124941\/08124949.pdf?arnumber=8124949","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,1,15]],"date-time":"2018-01-15T22:52:57Z","timestamp":1516056777000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8124949\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/norchip.2017.8124949","relation":{},"subject":[],"published":{"date-parts":[[2017,10]]}}}