{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T01:58:32Z","timestamp":1725415112197},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/norchip.2017.8124962","type":"proceedings-article","created":{"date-parts":[[2017,11,30]],"date-time":"2017-11-30T17:01:19Z","timestamp":1512061279000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["Supporting concurrent memory access in TCF-aware processor architectures"],"prefix":"10.1109","author":[{"given":"Martti","family":"Forsell","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jussi","family":"Roivainen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ville","family":"Leppanen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jesper Larsson","family":"Traff","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2014.82"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.810800"},{"journal-title":"International Technology Roadmap for Semiconductors (ITRS)","year":"0","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/0196-6774(81)90010-9"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/B978-0-444-88071-0.50022-9"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PADW.2016.9"},{"journal-title":"Practical PRAM Programming","year":"2001","author":"keller","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/0022-0000(91)90005-P"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1504\/IJEB.2005.007270"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/800133.804339"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2017.119"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.15803\/ijnc.3.1_98"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHP.2005.1596992"}],"event":{"name":"2017 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC)","start":{"date-parts":[[2017,10,23]]},"location":"Linkoping","end":{"date-parts":[[2017,10,25]]}},"container-title":["2017 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8119342\/8124941\/08124962.pdf?arnumber=8124962","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,1,15]],"date-time":"2018-01-15T17:52:52Z","timestamp":1516038772000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8124962\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/norchip.2017.8124962","relation":{},"subject":[],"published":{"date-parts":[[2017,10]]}}}