{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T18:38:40Z","timestamp":1725475120756},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/norchip.2017.8124967","type":"proceedings-article","created":{"date-parts":[[2017,11,30]],"date-time":"2017-11-30T17:01:19Z","timestamp":1512061279000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["Towards software performance estimation based on register-transfer level descriptions"],"prefix":"10.1109","author":[{"given":"Henning","family":"Puttnies","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christoph","family":"Niemann","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sascha","family":"Rohde","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dirk","family":"Timmermann","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jorg","family":"Schacht","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Synthesis technology (xst)","year":"0","key":"ref10"},{"journal-title":"Mentor Modelsim se","year":"0","key":"ref11"},{"journal-title":"Libero soc","year":"0","key":"ref12"},{"journal-title":"Synplify Pro","year":"0","key":"ref13"},{"journal-title":"Altera Quartus prime light","year":"0","key":"ref14"},{"journal-title":"Aldec","year":"0","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2015.2425895"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2656075.2656083"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2016.7818340"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435287"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1455229.1455230"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665689"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488795"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0606"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-9260(04)00032-X"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008884219274"}],"event":{"name":"2017 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC)","start":{"date-parts":[[2017,10,23]]},"location":"Linkoping","end":{"date-parts":[[2017,10,25]]}},"container-title":["2017 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8119342\/8124941\/08124967.pdf?arnumber=8124967","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,1,15]],"date-time":"2018-01-15T17:53:00Z","timestamp":1516038780000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8124967\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/norchip.2017.8124967","relation":{},"subject":[],"published":{"date-parts":[[2017,10]]}}}