{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:39:56Z","timestamp":1758893996892,"version":"3.28.0"},"reference-count":31,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/norchip.2017.8124981","type":"proceedings-article","created":{"date-parts":[[2017,11,30]],"date-time":"2017-11-30T17:01:19Z","timestamp":1512061279000},"page":"1-6","source":"Crossref","is-referenced-by-count":9,"title":["Implementation of a performance optimized database join operation on FPGA-GPU platforms using OpenCL"],"prefix":"10.1109","author":[{"given":"Mehdi","family":"Roozmeh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luciano","family":"Lavagno","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Vivado Design Suite User Guide","article-title":"Synthesis","year":"2016","key":"ref31"},{"journal-title":"Product Tables and Product Selection Guides","article-title":"UltraScale FPGA","year":"0","key":"ref30"},{"key":"ref10","article-title":"The implementation and optimization of Bitonic sort algorithm based on CUDA","author":"mu","year":"2015","journal-title":"arXiv preprint arXiv 1506 01070"},{"key":"ref11","article-title":"MonetDB\/XI00: Hyper-Pipelining Query Execution","volume":"5","author":"boncz","year":"2005","journal-title":"CIDR"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577329"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2664666.2664670"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2909437.2909445"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHIP.2016.7792907"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2016.7760796"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2014.7478821"},{"journal-title":"Microsoft knows where exactly Intel's future is","year":"2015","key":"ref18"},{"journal-title":"Dominate FPGA event","year":"2016","key":"ref19"},{"journal-title":"Tesla GPU Accelerators","year":"2015","key":"ref28"},{"journal-title":"UG1207 (v1 0)","article-title":"SDAccel Development Environment Methodology Guide: Performance Optimization","year":"2016","key":"ref4"},{"year":"0","key":"ref27"},{"journal-title":"The OpenCL Specification","year":"2014","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-14717-8_56"},{"key":"ref29","article-title":"Fundamentals of Azure","author":"shahan","year":"0","journal-title":"Microsoft Azure Essentials- Michael Collier"},{"journal-title":"UG1023","article-title":"SDAccel Development Environment: User Guide","year":"2015","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689068"},{"key":"ref7","first-page":"85","article-title":"Multi-core, main-memory joins: Sort vs. hash revisited","volume":"7 1","author":"cagri","year":"2013","journal-title":"Proceedings of the VLDB Endowment"},{"journal-title":"UG-OCL005","article-title":"Intel FPGA RTE for OpenCL: Getting Started Guide","year":"2016","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/s00778-011-0232-z"},{"journal-title":"FPGA frontiers new applications in reconfigurable computing","year":"2017","author":"hemsoth","key":"ref1"},{"journal-title":"SDAccel Development Environment User Guide","year":"0","key":"ref20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0798"},{"key":"ref21","article-title":"Implementing FPGA design with the OpenCL standard","author":"singh","year":"2011","journal-title":"Altera White Paper"},{"journal-title":"Smarter Systems - WP434 (v1 2)","article-title":"Xilinx UltraScale Architecture for High-Performance","year":"2015","key":"ref24"},{"key":"ref23","article-title":"The OpenCL specification","author":"aaftab","year":"2009","journal-title":"2009 IEEE Hot Chips 21 Symposium (HCS) IEEE"},{"year":"0","key":"ref26"},{"year":"0","key":"ref25"}],"event":{"name":"2017 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC)","start":{"date-parts":[[2017,10,23]]},"location":"Linkoping","end":{"date-parts":[[2017,10,25]]}},"container-title":["2017 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8119342\/8124941\/08124981.pdf?arnumber=8124981","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,1,15]],"date-time":"2018-01-15T17:53:04Z","timestamp":1516038784000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8124981\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/norchip.2017.8124981","relation":{},"subject":[],"published":{"date-parts":[[2017,10]]}}}