{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T10:56:06Z","timestamp":1730285766993,"version":"3.28.0"},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/norchip.2017.8124982","type":"proceedings-article","created":{"date-parts":[[2017,11,30]],"date-time":"2017-11-30T17:01:19Z","timestamp":1512061279000},"page":"1-4","source":"Crossref","is-referenced-by-count":4,"title":["Analysis of a high-speed PCB design"],"prefix":"10.1109","author":[{"given":"Christian","family":"Johansson","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Torbjorn","family":"Manefjord","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/SPI.2011.5898842"},{"year":"0","key":"ref3"},{"year":"2012","journal-title":"Equalization for High-Speed Serial Interfaces in Xilinx 7 Series FPGA","article-title":"WP419. vl","key":"ref6"},{"key":"ref5","article-title":"Equalization and limits to attenuation","author":"bogatin","year":"2013","journal-title":"Lesson AGCD-03–40 Advanced Gigabit Channel Design Teledyne Lecroy"},{"volume":"2","year":"2017","journal-title":"Stratix V Device Handbook","key":"ref7"},{"year":"2010","author":"bogatin","journal-title":"Signal and Power Integrity - Simplified","key":"ref2"},{"year":"0","key":"ref1"}],"event":{"name":"2017 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC)","start":{"date-parts":[[2017,10,23]]},"location":"Linkoping","end":{"date-parts":[[2017,10,25]]}},"container-title":["2017 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8119342\/8124941\/08124982.pdf?arnumber=8124982","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,1,15]],"date-time":"2018-01-15T17:52:56Z","timestamp":1516038776000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8124982\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/norchip.2017.8124982","relation":{},"subject":[],"published":{"date-parts":[[2017,10]]}}}