{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,29]],"date-time":"2026-03-29T16:33:33Z","timestamp":1774802013557,"version":"3.50.1"},"reference-count":27,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/norchip.2017.8124983","type":"proceedings-article","created":{"date-parts":[[2017,11,30]],"date-time":"2017-11-30T17:01:19Z","timestamp":1512061279000},"page":"1-6","source":"Crossref","is-referenced-by-count":5,"title":["Dependability evaluation of SISO control-theoretic power managers for processor architectures"],"prefix":"10.1109","author":[{"given":"Sina","family":"Shahosseini","sequence":"first","affiliation":[]},{"given":"Kasra","family":"Moazzemi","sequence":"additional","affiliation":[]},{"given":"Amir M.","family":"Rahmani","sequence":"additional","affiliation":[]},{"given":"Nikil","family":"Dutt","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155641"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771801"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2541228.2541238"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.16"},{"key":"ref14","article-title":"2011. Dynamic knobs for responsive power-aware computing","author":"hoffmann","year":"2011","journal-title":"Proc of ASPLOS"},{"key":"ref15","article-title":"Dynamic power management for many-core platforms in the dark silicon era: A multi-objective control approach","author":"rahmani","year":"2011","journal-title":"Proc of ISLPED"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555794"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1002\/047166880X"},{"key":"ref18","article-title":"A distributed and self-calibrating model-predictive controller for energy and thermal management of high-performance multicores","author":"bartolini","year":"2009","journal-title":"Proc of DATE"},{"key":"ref19","article-title":"2010. CPM in CMPs: Coordinated Power Management in Chip-Multiprocessors","author":"mishra","year":"2010","journal-title":"Proc of SC"},{"key":"ref4","author":"ebrahimi","year":"2009","journal-title":"Proc of MICRO"},{"key":"ref27","year":"2017","journal-title":"Math Works System Identification Toolbox Tech Rep"},{"key":"ref3","article-title":"2002. Managing multi-configuration hardware via dynamic working set analysis","author":"dhodapkar","year":"2002","journal-title":"Proc of ISCA"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391657"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.22"},{"key":"ref8","author":"choi","year":"2006","journal-title":"Learning-Based SMT Processor Resource Distribution Via Hill-Climbing"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1353535.1346289"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref9","article-title":"A case for coordinated resource management in heterogeneous multicore platforms","author":"tembey","year":"2010","journal-title":"Proc of ISCA"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.8"},{"key":"ref20","article-title":"Formal control techniques for power-performance management","author":"wu","year":"2005","journal-title":"Proc of MICRO"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063454"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1037947.1024423"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IMTC.2001.928802"},{"key":"ref23","author":"ljung","year":"1999","journal-title":"System Identification Theory for the User"},{"key":"ref26","year":"2017","journal-title":"Math Works Designing PI Controllers with PID Tuner Tech Rep"},{"key":"ref25","author":"rahmani","year":"2016","journal-title":"The Dark Side of Silicon"}],"event":{"name":"2017 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC)","location":"Linkoping","start":{"date-parts":[[2017,10,23]]},"end":{"date-parts":[[2017,10,25]]}},"container-title":["2017 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8119342\/8124941\/08124983.pdf?arnumber=8124983","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,1,15]],"date-time":"2018-01-15T17:53:04Z","timestamp":1516038784000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8124983\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/norchip.2017.8124983","relation":{},"subject":[],"published":{"date-parts":[[2017,10]]}}}