{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T10:56:10Z","timestamp":1730285770137,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/norchip.2017.8124994","type":"proceedings-article","created":{"date-parts":[[2017,11,30]],"date-time":"2017-11-30T17:01:19Z","timestamp":1512061279000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["Synthesis and design of a fully integrated multi-topology switched capacitor DC-DC converter with gearbox control"],"prefix":"10.1109","author":[{"given":"Jeppe Gaardsted","family":"Davidsen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yoni","family":"Yosef-Hay","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dennis Oland","family":"Larsen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ivan H. H.","family":"Jorgensen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/COMPEL.2006.305678"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.21236\/ADA474049"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/COMPEL.2014.6877113"},{"key":"ref5","first-page":"684","volume":"44","author":"makowski","year":"1997","journal-title":"Realizability conditions and bounds on synthesis of switched-capacitor DC-DC voltage multiplier circuits &#x201D; IEEE Transactions on Circuits and Systems I Fundamental Theory and Applications"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/IranianCEE.2015.7146410"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/RSM.2011.6088314"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/JESTPE.2013.2294798"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/JSSC.1984.1052168"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/COMPEL.2010.5562379"}],"event":{"name":"2017 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC)","start":{"date-parts":[[2017,10,23]]},"location":"Linkoping","end":{"date-parts":[[2017,10,25]]}},"container-title":["2017 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8119342\/8124941\/08124994.pdf?arnumber=8124994","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,1,15]],"date-time":"2018-01-15T17:52:56Z","timestamp":1516038776000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8124994\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/norchip.2017.8124994","relation":{},"subject":[],"published":{"date-parts":[[2017,10]]}}}