{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T08:58:18Z","timestamp":1725526698383},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/norchip.2018.8573453","type":"proceedings-article","created":{"date-parts":[[2018,12,13]],"date-time":"2018-12-13T20:07:05Z","timestamp":1544731625000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Master-Clone Placement with Individual Clock Tree Implementation \u2013 a Case on Physical Chip Design"],"prefix":"10.1109","author":[{"given":"Oliver","family":"Schrape","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexey","family":"Balashov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Aleksandar","family":"Simevski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Carlos","family":"Benito","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Milos","family":"Krstic","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1835420.1835421"},{"journal-title":"Genus Low Power for Legacy UI","year":"2017","key":"ref3"},{"journal-title":"Common Power Format Language Reference","year":"2013","key":"ref10"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2546118"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2002.1028926"},{"journal-title":"Low Power Methodology Manual For System-on-Chip Design","year":"2007","author":"keating","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2016.7482462"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2015.65"},{"key":"ref2","doi-asserted-by":"crossref","DOI":"10.1109\/BEC.2018.8600987","article-title":"Comparative Analyses of Low-Power IC Design Techniques based on Chip Measurements","author":"simevski","year":"2018","journal-title":"2018 Baltic Electronic Conference (BEC)"},{"journal-title":"Common Power Format User Guide","year":"2012","key":"ref9"},{"journal-title":"Innovus User Guide","year":"2018","key":"ref1"}],"event":{"name":"2018 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC)","start":{"date-parts":[[2018,10,30]]},"location":"Tallinn, Estonia","end":{"date-parts":[[2018,10,31]]}},"container-title":["2018 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8552599\/8573449\/08573453.pdf?arnumber=8573453","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,27]],"date-time":"2022-01-27T08:30:46Z","timestamp":1643272246000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8573453\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/norchip.2018.8573453","relation":{},"subject":[],"published":{"date-parts":[[2018,10]]}}}