{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:17:34Z","timestamp":1758892654485,"version":"3.28.0"},"reference-count":71,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/norchip.2018.8573495","type":"proceedings-article","created":{"date-parts":[[2018,12,14]],"date-time":"2018-12-14T01:07:05Z","timestamp":1544749625000},"page":"1-7","source":"Crossref","is-referenced-by-count":8,"title":["Towards Multidimensional Verification: Where Functional Meets Non-Functional"],"prefix":"10.1109","author":[{"given":"Maksim","family":"Jenihhin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xinhui","family":"Lai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tara","family":"Ghasempouri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaan","family":"Raik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"JasperGold Security Path Verification App Cadence","year":"0","key":"ref71"},{"key":"ref70","article-title":"Multi-view modeling for MPSoC design aspects","author":"vain","year":"2018","journal-title":"BEC IEEE"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ICECCS.2011.40"},{"key":"ref38","first-page":"1","article-title":"Upgrading QoSinNoC: Efficient Routing for Mixed-Criticality Applications and Power Analysis","author":"avramenko","year":"0","journal-title":"IEEE VLSI-SoC 2018 Verona"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/SBESC.2017.22"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/321738.321743"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2016.7604693"},{"key":"ref30","article-title":"Verifying Security Aspects of SoC Designs with Jasper App","author":"hanna","year":"2013","journal-title":"(white paper) Jasper Design Automation (Cadence)"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2018.00-10"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/MTV.2016.26"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837405"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/FMCAD.2015.7542251"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2011.5783595"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2011.6122376"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2015.02.003"},{"journal-title":"Spin tool website","year":"0","key":"ref63"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/PRDC.2017.40"},{"journal-title":"Smt-comp tool website","year":"0","key":"ref64"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3052973.3053024"},{"journal-title":"The architecture analysis and design language AADL","year":"0","key":"ref65"},{"journal-title":"EAST-ADL Domain Model Specification v2 1 9","year":"2011","key":"ref66"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHIP.2015.7364384"},{"key":"ref67","article-title":"Designing Reliable Cyber-Physical Systems","volume":"454","author":"aleksandrowicz","year":"0","journal-title":"Languages Design Methods and Tools for Electronic System Design Lecture Notes in Electrical Engineering"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001322"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2010.5469589"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2017.2735383"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2017.2745799"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"45","DOI":"10.1145\/2902961.2903032","article-title":"Secure model checkers for Network-on-Chip (NoC) architectures","author":"boraten","year":"2016","journal-title":"2016 International Great Lakes Symposium on VLSI (GLSVLSI) GLSVLSI"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2017.7968247"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.46"},{"key":"ref24","first-page":"1","article-title":"Imprecise security: Quality and complexity tradeoffs for hardware information flow tracking","author":"hu","year":"2016","journal-title":"IEEE\/ACM Int Conference on Computer-Aided Design (ICCAD)"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2015.2447111"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2016.7519290"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2017.8242062"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/QRS-C.2017.62"},{"key":"ref51","doi-asserted-by":"crossref","first-page":"606","DOI":"10.3850\/9783981537079_0278","article-title":"Automatic generation of power state machines through dynamic mining of temporal assertions","author":"danese","year":"2016","journal-title":"2016 Design Automation & Test in Europe Conference & Exhibition (DATE)"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2007.16"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2017.7934565"},{"journal-title":"Bonfire project website","year":"0","key":"ref57"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446099"},{"key":"ref55","first-page":"63","article-title":"Top Level SOC Interconnectivity Verification Using Formal Techniques","author":"roy","year":"2008","journal-title":"Proc 8th Int Workshop Microprocessor Test Verificaiton"},{"journal-title":"JasperGold Connectivity Verification App Cadence","year":"0","key":"ref54"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2016.95"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/SIES.2012.6356586"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/RE.2012.6345838"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/RE.2007.45"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ICIECS.2010.5678146"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/EMWRT.1993.639097"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-016-5589-x"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.30"},{"journal-title":"Architecture Design for Soft Errors","year":"2008","author":"mukherjee","key":"ref15"},{"key":"ref16","article-title":"Anonymity Unlinkability Undetectability Unobservability Pseudonymity and Identity Management","author":"ptzmann","year":"2008","journal-title":"A Consolidated Proposal for Terminology version 0 31"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.4018\/978-1-60960-212-3.ch004"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2011.5985925"},{"key":"ref19","first-page":"1","article-title":"Model-Based Verification of Security and Non-Functional Behavior using AADL","author":"hansson","year":"2009","journal-title":"IEEE Security & Privacy"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCNIT.2011.6020890"},{"journal-title":"Functional Verification Coverage Measurement and Analysis","year":"2008","author":"piziali","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1147\/rd.483.0519"},{"key":"ref5","article-title":"Non-Functional Requirements Elicitation","volume":"753","author":"cysneiros","year":"2004","journal-title":"Perspectives on Software Requirements The Springer International Series in Engineering and Computer Science"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.24297\/ijct.v3i2b.6772"},{"key":"ref7","article-title":"Non-Functional Requirements","author":"chung","year":"2000","journal-title":"Software Engineering"},{"volume":"2 1","journal-title":"Common Power Format","year":"2014","key":"ref49"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-28714-5_4"},{"journal-title":"Non-invasive Power Simulation at System-Level with SystemC","year":"2012","author":"lorenz","key":"ref46"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-66619-8"},{"journal-title":"ANSI\/IEEE 1801-2015 - IEEE Standard for Design and Verification of Low-Power Energy-Aware Electronic Systems","year":"2016","key":"ref48"},{"key":"ref47","doi-asserted-by":"crossref","first-page":"118","DOI":"10.1016\/j.vlsi.2016.04.006","article-title":"Energy estimation in SystemC with Powersim","author":"orcioni","year":"2016","journal-title":"Integration the VLSI Journal"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ACSD.2017.13"},{"key":"ref41","first-page":"1019","article-title":"Timing Properties Analysis of Real-Time Embedded Systems with AADL Model Using Model Check","author":"wang","year":"2010","journal-title":"IEEE Int Conf on Progress in Informatics and Computing (PIC)"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2650980"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/FDL.2016.7880379"}],"event":{"name":"2018 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC)","start":{"date-parts":[[2018,10,30]]},"location":"Tallinn","end":{"date-parts":[[2018,10,31]]}},"container-title":["2018 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8552599\/8573449\/08573495.pdf?arnumber=8573495","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,27]],"date-time":"2022-01-27T13:31:06Z","timestamp":1643290266000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8573495\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":71,"URL":"https:\/\/doi.org\/10.1109\/norchip.2018.8573495","relation":{},"subject":[],"published":{"date-parts":[[2018,10]]}}}