{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,24]],"date-time":"2025-08-24T00:01:37Z","timestamp":1755993697210,"version":"3.44.0"},"reference-count":27,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1109\/norchip.2019.8906901","type":"proceedings-article","created":{"date-parts":[[2019,11,25]],"date-time":"2019-11-25T14:03:10Z","timestamp":1574690590000},"page":"1-7","source":"Crossref","is-referenced-by-count":0,"title":["Machine Learning-based Prediction for Dynamic, Runtime Architectural Optimizations of Embedded Systems"],"prefix":"10.1109","author":[{"given":"Ruben","family":"Vazquez","sequence":"first","affiliation":[{"name":"Electrical and Computer Engineering, University of Florida,Gainesville,United States"}]},{"given":"Ann","family":"Gordon-Ross","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, University of Florida,Gainesville,United States"}]},{"given":"Greg","family":"Stitt","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, University of Florida,Gainesville,United States"}]}],"member":"263","reference":[{"journal-title":"IEEE\/ACM International Symposium on Low Power Electronics and Design","year":"2005","author":"gordon-ross","key":"ref10"},{"key":"ref11","first-page":"3","article-title":"MiBench: A free, commercially representative embedded benchmark suite","author":"guthaus","year":"2001","journal-title":"WWC '01 Proceedings of the Workload Characterization 2001 WWC-4 2001 IEEE International Workshop on"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/KST.2016.7440514"},{"journal-title":"Compression of deep convolutional neural networks for fast and low power mobile applications","year":"2016","author":"kim","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IPSN.2016.7460664"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1291233.1291297"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351662"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2006.26"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-78890-6_28"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ReCoSoC.2015.7238080"},{"journal-title":"Evaluating future microprocessors The Simplescalar tool set","year":"1996","author":"burger","key":"ref4"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859635"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2014.30"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3203217.3203273"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253197"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAC.2017.17"},{"journal-title":"The Embedded Microprocessor Benchmark Consortium","year":"2013","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2902961.2902987"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CVPRW.2014.106"},{"key":"ref1","article-title":"TensorFlow: Large-scale machine learning on heterogeneous systems","author":"abadi","year":"2015","journal-title":"software available from tensorflow org"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.32"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2011.6114207"},{"journal-title":"COMPAQ Western Research Lab CACTI2 0 An Integrated Cache Timing and Power Model","year":"1999","author":"reinman","key":"ref21"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2003.1207012"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056063"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICSEM.2010.14"}],"event":{"name":"2019 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC)","start":{"date-parts":[[2019,10,29]]},"location":"Helsinki, Finland","end":{"date-parts":[[2019,10,30]]}},"container-title":["2019 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8894146\/8906892\/08906901.pdf?arnumber=8906901","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T00:41:54Z","timestamp":1755909714000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8906901\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/norchip.2019.8906901","relation":{},"subject":[],"published":{"date-parts":[[2019,10]]}}}