{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,23]],"date-time":"2025-12-23T10:43:50Z","timestamp":1766486630276,"version":"3.44.0"},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1109\/norchip.2019.8906943","type":"proceedings-article","created":{"date-parts":[[2019,11,25]],"date-time":"2019-11-25T14:03:10Z","timestamp":1574690590000},"page":"1-5","source":"Crossref","is-referenced-by-count":1,"title":["A 36 nW trimless voltage reference with low sensitivity to PVT variations"],"prefix":"10.1109","author":[{"given":"Calvin","family":"Maxsen","sequence":"first","affiliation":[{"name":"Demant A\/S,Smorum,Denmark"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pere Llim\u00f3s","family":"Muntal","sequence":"additional","affiliation":[{"name":"Technical University of Denmark,Department of Electrical Engineering,Kgs. Lyngby,Denmark"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gunnar","family":"Gudnason","sequence":"additional","affiliation":[{"name":"Demant A\/S,Smorum,Denmark"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ivan H.","family":"H. J\u00f8rgensen","sequence":"additional","affiliation":[{"name":"Technical University of Denmark,Department of Electrical Engineering,Kgs. Lyngby,Denmark"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2415292"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2021922"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2017.2654441"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS.2017.7948051"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/iNIS.2015.45"},{"journal-title":"CMOS VLSI Design A Circuits and Systems Perspective","year":"2005","author":"weste","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1002\/0470855460"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2252523"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1979.1051218"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2191192"}],"event":{"name":"2019 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC)","start":{"date-parts":[[2019,10,29]]},"location":"Helsinki, Finland","end":{"date-parts":[[2019,10,30]]}},"container-title":["2019 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8894146\/8906892\/08906943.pdf?arnumber=8906943","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,21]],"date-time":"2025-08-21T18:21:36Z","timestamp":1755800496000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8906943\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/norchip.2019.8906943","relation":{},"subject":[],"published":{"date-parts":[[2019,10]]}}}