{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,21]],"date-time":"2025-08-21T18:02:33Z","timestamp":1755799353962,"version":"3.44.0"},"reference-count":17,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1109\/norchip.2019.8906975","type":"proceedings-article","created":{"date-parts":[[2019,11,25]],"date-time":"2019-11-25T14:03:10Z","timestamp":1574690590000},"page":"1-5","source":"Crossref","is-referenced-by-count":4,"title":["Instruction Extension of a RISC-V Processor Modeled with IP-XACT"],"prefix":"10.1109","author":[{"given":"Saman","family":"Payvar","sequence":"first","affiliation":[{"name":"Computing Sciences, Tampere University,Tampere,Finland"}]},{"given":"Esko","family":"Pekkarinen","sequence":"additional","affiliation":[{"name":"Computing Sciences, Tampere University,Tampere,Finland"}]},{"given":"Rafael","family":"Stahl","sequence":"additional","affiliation":[{"name":"Chair of Electronic Design Automation, Technical University of Munich,Munich,Germany"}]},{"given":"Daniel","family":"Mueller-Gritschneder","sequence":"additional","affiliation":[{"name":"Chair of Electronic Design Automation, Technical University of Munich,Munich,Germany"}]},{"given":"Timo D.","family":"H\u00e4m\u00e4l\u00e4inen","sequence":"additional","affiliation":[{"name":"Computing Sciences, Tampere University,Tampere,Finland"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.59"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FDL.2016.7880379"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSoC.2013.6675264"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2012.51"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2018.00036"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.21105\/joss.00151"},{"journal-title":"RISCV Tools","year":"0","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3130265.3138858"},{"key":"ref4","article-title":"PULPino: A small single-core RISC-V SoC","author":"traber","year":"2016","journal-title":"RisC- V Workshop"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714897"},{"journal-title":"RISC-V Bitmanip Extension Clifford Wolf","year":"2019","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCP.2015.7312613"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2879434"},{"journal-title":"RISC-V Vector Extension Andrew Waterman","year":"2019","key":"ref7"},{"journal-title":"The RISC-V Instruction Set Manual","year":"2017","key":"ref2"},{"key":"ref1","first-page":"1","article-title":"IEEE standard for IP-XACT, standard structure for packaging, integrating, and reusing ip within tool flows","year":"2014","journal-title":"IEEE Std 1685–2014 (Revision of IEEE Std 1685–2009)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2259016.2259019"}],"event":{"name":"2019 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC)","start":{"date-parts":[[2019,10,29]]},"location":"Helsinki, Finland","end":{"date-parts":[[2019,10,30]]}},"container-title":["2019 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8894146\/8906892\/08906975.pdf?arnumber=8906975","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,19]],"date-time":"2025-08-19T18:09:28Z","timestamp":1755626968000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8906975\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/norchip.2019.8906975","relation":{},"subject":[],"published":{"date-parts":[[2019,10]]}}}