{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T04:25:44Z","timestamp":1729657544954,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,11]]},"DOI":"10.1109\/norchp.2011.6126732","type":"proceedings-article","created":{"date-parts":[[2012,3,1]],"date-time":"2012-03-01T11:35:38Z","timestamp":1330601738000},"page":"1-4","source":"Crossref","is-referenced-by-count":4,"title":["Highly reliable and power efficient NOC interconnects"],"prefix":"10.1109","author":[{"given":"Deena M.","family":"Zamzam","sequence":"first","affiliation":[]},{"given":"Mohamed A.","family":"Abd El Ghany","sequence":"additional","affiliation":[]},{"given":"Klaus","family":"Hofmann","sequence":"additional","affiliation":[]},{"given":"Mohammad","family":"Ismail","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/CISIS.2009.30"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2000.840845"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884418"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2005722"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2007.12.002"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.848816"},{"key":"5","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/TVLSI.2008.2000994","article-title":"Performability\/Energy Trade-off in Error-Control Schemes for On-Chip Networks","volume":"18","author":"eilali","year":"2010","journal-title":"IEEE Transaction on Very Large Scale Integration (VLSI) Systems"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2007.4511163"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1147\/rd.144.0395"},{"key":"8","first-page":"105","article-title":"Power efficient Networks on Chip","author":"el ghany","year":"2009","journal-title":"16th International Conference on Electronics Circuits and Systems (ICECS 2009)"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2008.4492727"},{"key":"12","doi-asserted-by":"crossref","first-page":"1024","DOI":"10.1109\/TC.2005.134","article-title":"Performance Evaluation and Design Tradd-offs for Network on Chip Interconnect Architectures","volume":"54","author":"pande","year":"2005","journal-title":"IEEE Transactions on Computers"}],"event":{"name":"2011 NORCHIP","start":{"date-parts":[[2011,11,14]]},"location":"Lund, Sweden","end":{"date-parts":[[2011,11,15]]}},"container-title":["2011 NORCHIP"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6111525\/6126693\/06126732.pdf?arnumber=6126732","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T11:03:34Z","timestamp":1497956614000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6126732\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,11]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/norchp.2011.6126732","relation":{},"subject":[],"published":{"date-parts":[[2011,11]]}}}