{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T10:42:56Z","timestamp":1725446576767},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,11]]},"DOI":"10.1109\/norchp.2011.6126748","type":"proceedings-article","created":{"date-parts":[[2012,3,1]],"date-time":"2012-03-01T16:35:38Z","timestamp":1330619738000},"page":"1-4","source":"Crossref","is-referenced-by-count":2,"title":["Impact of switching activity on the energy minimum voltage for 65 nm sub-V<inf>T<\/inf> CMOS"],"prefix":"10.1109","author":[{"given":"Oskar","family":"Andersson","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S. M. Yasser","family":"Sherazi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Joachim Neves","family":"Rodrigues","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/92.920822"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2004.833965"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2011.6043593"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/BSN.2006.38"},{"journal-title":"Low-Power Electronics Design","year":"2004","author":"vittoz","key":"7"},{"key":"6","article-title":"High-level energy estimation in the sub-VT domain: Simulation and measurement of a cardiac event detector","author":"akgun","year":"2011","journal-title":"IEEE Transactions on Biomedical Circuits and Systems"},{"key":"5","article-title":"Ultra low-power design in near-threshold region","author":"markovic","year":"0","journal-title":"Proceedings of the IEEE 2010"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852162"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ICED.2008.4786767"},{"journal-title":"Computer Arithmetic Algorithms 2nd Edition","year":"2002","author":"koren","key":"8"},{"key":"11","doi-asserted-by":"crossref","DOI":"10.1109\/JETCAS.2011.2162159","article-title":"Benchmarking of standard-cell based memories in the sub-VT domain in 65-nm cmos technology","author":"meinerzhagen","year":"2011","journal-title":"Emerging and Selected Topics in Circuits and Systems IEEE Journal on"},{"key":"12","article-title":"Design exploration of a 65 nm sub-VT CMOS digital decimation filter chain","author":"sherazi","year":"2011","journal-title":"ISCAS"}],"event":{"name":"2011 NORCHIP","start":{"date-parts":[[2011,11,14]]},"location":"Lund, Sweden","end":{"date-parts":[[2011,11,15]]}},"container-title":["2011 NORCHIP"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6111525\/6126693\/06126748.pdf?arnumber=6126748","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T15:03:36Z","timestamp":1497971016000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6126748\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,11]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/norchp.2011.6126748","relation":{},"subject":[],"published":{"date-parts":[[2011,11]]}}}