{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,25]],"date-time":"2025-10-25T19:00:37Z","timestamp":1761418837196},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,11]]},"DOI":"10.1109\/norchp.2012.6403109","type":"proceedings-article","created":{"date-parts":[[2013,1,9]],"date-time":"2013-01-09T19:29:32Z","timestamp":1357759772000},"page":"1-4","source":"Crossref","is-referenced-by-count":3,"title":["Variability-aware design of 55 nA current reference with 1.4% standard deviation and 290 nW power consumption"],"prefix":"10.1109","author":[{"given":"F.","family":"Cucchi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Di Pascoli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Iannaccone","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/4.324"},{"key":"17","article-title":"A 1.4-i?W 24.9-ppm\/\ufffd C current reference with process-insensitive temperature compensation in 0.18-?m CMOS","author":"lee","year":"0","journal-title":"IEEE J Solid-State-Circuits"},{"key":"18","first-page":"59","author":"maloberti","year":"2003","journal-title":"Analog Design for CMOS VLSI Systems"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2003.1257202"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2009.5357223"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.900176"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1049\/el:20030163"},{"key":"11","first-page":"3804","article-title":"A 109 nW, 44 ppm\/\ufffd C CMOS current reference with low sensitivity to process variations","author":"de vita","year":"0","journal-title":"Proc IEEE ISCAS May 2007"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/4.597305"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.905240"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914336"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2009.239"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.848021"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1049\/el:19960827"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1985.1052365"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/4.760378"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1971.1050151"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2092110"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2005.852529"},{"key":"8","first-page":"377","author":"razavi","year":"2001","journal-title":"Design of Analog CMOS Integrated Circuits"}],"event":{"name":"2012 NORCHIP","start":{"date-parts":[[2012,11,12]]},"location":"Cpenhagen","end":{"date-parts":[[2012,11,13]]}},"container-title":["NORCHIP 2012"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6385345\/6403095\/06403109.pdf?arnumber=6403109","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T15:12:45Z","timestamp":1490195565000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6403109\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,11]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/norchp.2012.6403109","relation":{},"subject":[],"published":{"date-parts":[[2012,11]]}}}