{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T10:06:39Z","timestamp":1725703599799},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,11]]},"DOI":"10.1109\/norchp.2012.6403113","type":"proceedings-article","created":{"date-parts":[[2013,1,10]],"date-time":"2013-01-10T00:29:32Z","timestamp":1357777772000},"page":"1-6","source":"Crossref","is-referenced-by-count":5,"title":["Novel SRAM bias control circuits for a low power L1 data cache"],"prefix":"10.1109","author":[{"given":"A.","family":"Seyedi","sequence":"first","affiliation":[]},{"given":"A.","family":"Armejach","sequence":"additional","affiliation":[]},{"given":"A.","family":"Cristal","sequence":"additional","affiliation":[]},{"given":"O. S.","family":"Unsal","sequence":"additional","affiliation":[]},{"given":"M.","family":"Valero","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.2200\/S00272ED1V01Y201006CAC011"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996626"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/12.795218"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/APASIC.1999.824030"},{"key":"18","article-title":"Speculative lock elision: Enabling highly concurrent multithreaded execution","author":"rajwar","year":"0","journal-title":"MICRO 2001"},{"journal-title":"Design of Analog CMOS Integrated Circuits","year":"2000","author":"razavi","key":"15"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1049\/el:20052825"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/1973009.1973074"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.67"},{"key":"11","article-title":"A 256-Kb Dual-Vcc SRAM Building Block in 65-nm CMOS Process with Actively Clamped Sleep Transistor","author":"khellah","year":"0","journal-title":"JSSC 2007"},{"key":"12","article-title":"VOSCH: Voltage Scaled Cache Hierarchies","author":"wong","year":"0","journal-title":"ICCD2007"},{"journal-title":"Predictive Technology Model","year":"0","key":"21"},{"key":"3","article-title":"Gated-Vdd: A Circuit Technique to Reduce Leakage in Deep-Submicron Cache Memories","author":"powell","year":"0","journal-title":"ISLPED 2000"},{"key":"20","article-title":"STAMP: Stanford transactional applications for multi-processing","author":"cao minh","year":"0","journal-title":"ISWC 2008"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.842903"},{"key":"1","article-title":"A 5.2GHz microprocessor chip for the IBM zEnterprise? system","author":"warnock","year":"0","journal-title":"ISSCC 2011"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842846"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2003.1221218"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.911356"},{"key":"5","article-title":"A single-Vt low-leakage gated-ground cache for deep submission","author":"agarwal","year":"0","journal-title":"IEEE JSSCC 2003"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.821550"},{"key":"9","article-title":"A 300-MHz 25uA\/Mb-Leakage On-Chip SRAM Module Featuring Process-Variation Immunity and Low-Leakage-Active Mode for Mobile-Phone Application Processor","author":"yamaoka","year":"0","journal-title":"IEEE JSSC 2005"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2005.1469357"}],"event":{"name":"2012 NORCHIP","start":{"date-parts":[[2012,11,12]]},"location":"Cpenhagen","end":{"date-parts":[[2012,11,13]]}},"container-title":["NORCHIP 2012"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6385345\/6403095\/06403113.pdf?arnumber=6403113","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T19:17:07Z","timestamp":1490210227000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6403113\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,11]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/norchp.2012.6403113","relation":{},"subject":[],"published":{"date-parts":[[2012,11]]}}}