{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:40:28Z","timestamp":1761648028234},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,11]]},"DOI":"10.1109\/norchp.2012.6403131","type":"proceedings-article","created":{"date-parts":[[2013,1,9]],"date-time":"2013-01-09T19:29:32Z","timestamp":1357759772000},"page":"1-4","source":"Crossref","is-referenced-by-count":2,"title":["A genetic algorithm based optimization method for low vertical link density 3-dimensional Networks-on-Chip many core systems"],"prefix":"10.1109","author":[{"family":"Haoyuan Ying","sequence":"first","affiliation":[]},{"given":"K.","family":"Heid","sequence":"additional","affiliation":[]},{"given":"T.","family":"Hollstein","sequence":"additional","affiliation":[]},{"given":"K.","family":"Hofmann","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"2009","author":"motoyoshi","journal-title":"Through-Silicon Via (TSV","key":"3"},{"year":"2008","author":"philip","journal-title":"Handbook of 3D Integration Technology and Applications of 3D Integrated Circuits","key":"2"},{"key":"10","article-title":"A Simulation Framework for 3-Dimension Networks-on-Chip with Different Vertical Channel Density Configurations","author":"ying","year":"0","journal-title":"15th IEEE DDECS 2012"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/2.976921"},{"key":"7","article-title":"An Efficient 3D NoC Synthesis by Using Genetic Algorithms","author":"jin","year":"0","journal-title":"IEEE Region 10 Conference (TENCON) 2010"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1109\/DELTA.2011.26"},{"key":"5","article-title":"TSV redanduncy: Architecture and design issues in 3D IC","author":"hsieh","year":"2010","journal-title":"DATE"},{"year":"0","key":"4"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1109\/ASICON.2011.6157361"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1109\/IECON.2011.6119685"},{"key":"11","article-title":"Deadlock-Free Routing Algorithms for 3-Dimension Networks-on-Chip with Reduced Vertical Channel Density Topologies","author":"ying","year":"2012","journal-title":"HPCS"}],"event":{"name":"2012 NORCHIP","start":{"date-parts":[[2012,11,12]]},"location":"Cpenhagen","end":{"date-parts":[[2012,11,13]]}},"container-title":["NORCHIP 2012"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6385345\/6403095\/06403131.pdf?arnumber=6403131","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T15:04:35Z","timestamp":1490195075000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6403131\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,11]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/norchp.2012.6403131","relation":{},"subject":[],"published":{"date-parts":[[2012,11]]}}}