{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T10:57:52Z","timestamp":1730285872925,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,11]]},"DOI":"10.1109\/norchp.2012.6403142","type":"proceedings-article","created":{"date-parts":[[2013,1,9]],"date-time":"2013-01-09T19:29:32Z","timestamp":1357759772000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["SynZEN: A hybrid TTA\/VLIW architecture with a distributed register file"],"prefix":"10.1109","author":[{"given":"S.","family":"Hauser","sequence":"first","affiliation":[]},{"given":"N.","family":"Moser","sequence":"additional","affiliation":[]},{"given":"B.","family":"Juurlink","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","first-page":"369","article-title":"Rho-VEX: A reconfigurable and extensible softcore VLIW processor","author":"wong","year":"2008","journal-title":"ICECE Technology FPT"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2005.5"},{"journal-title":"Embedded Computing A VLIW Approach to Architecture Compilers and Tools","year":"2005","author":"fisher","key":"10"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2009.933438"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/378995.379005"},{"key":"6","article-title":"Programmable and Scalable Architecture for Graphics Processing Units","volume":"5","author":"de la lama","year":"2010","journal-title":"Transactions on HiPEAC"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2010.5470734"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2010.5681446"},{"key":"9","first-page":"121","article-title":"A Hybrid Transport\/Control Operation Triggered Architecture","author":"moser","year":"0","journal-title":"Workshop on Parallel Systems and Algorithms ARCS Feb 2010"},{"journal-title":"Microprocessor Architectures From VLIW to TTA","year":"1997","author":"corporaal","key":"8"},{"journal-title":"TTA-based Co-design Environment","year":"2012","key":"11"},{"journal-title":"Vex toolchain","year":"2012","key":"12"}],"event":{"name":"2012 NORCHIP","start":{"date-parts":[[2012,11,12]]},"location":"Cpenhagen","end":{"date-parts":[[2012,11,13]]}},"container-title":["NORCHIP 2012"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6385345\/6403095\/06403142.pdf?arnumber=6403142","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T15:12:33Z","timestamp":1490195553000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6403142\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,11]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/norchp.2012.6403142","relation":{},"subject":[],"published":{"date-parts":[[2012,11]]}}}