{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T14:51:39Z","timestamp":1729608699441,"version":"3.28.0"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,11]]},"DOI":"10.1109\/norchp.2012.6403145","type":"proceedings-article","created":{"date-parts":[[2013,1,10]],"date-time":"2013-01-10T00:29:32Z","timestamp":1357777772000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["Lithography analysis of via-configurable transistor-array fabrics"],"prefix":"10.1109","author":[{"given":"Vinicius","family":"Dal Bem","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A. I.","family":"Reis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R. P.","family":"Ribas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176581"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065678"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1117\/1.2781583"},{"key":"15","first-page":"514","article-title":"Power gating design for standard-cell-like structured ASICs","author":"chen","year":"2010","journal-title":"Proc Design Automation and Test in Europe Conf (DATE)"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.884051"},{"key":"13","article-title":"Area Impact Analysis of Via-Configurable Regular Fabric for Digital Integrated Circuit Design","author":"dal bem","year":"0","journal-title":"Proc of SBCCI 2011"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081409"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.863196"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2008.50"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2011.5770763"},{"year":"0","key":"20"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2035580"},{"journal-title":"Nano-CMOS Design for Manufacturability Robust Circuit and Physical Design for Sub-65 nm Technology Nodes","year":"2009","author":"wong","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISOC.2010.5642683"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382645"},{"key":"6","doi-asserted-by":"crossref","first-page":"723","DOI":"10.1109\/TCAD.2003.811454","article-title":"PLA-based regular structures and their synthesis","volume":"22","author":"mo","year":"2003","journal-title":"IEEE Trans on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2006.4380810"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268890"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2005.193833"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/640000.640041"}],"event":{"name":"2012 NORCHIP","start":{"date-parts":[[2012,11,12]]},"location":"Cpenhagen","end":{"date-parts":[[2012,11,13]]}},"container-title":["NORCHIP 2012"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6385345\/6403095\/06403145.pdf?arnumber=6403145","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T05:26:06Z","timestamp":1498022766000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6403145\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,11]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/norchp.2012.6403145","relation":{},"subject":[],"published":{"date-parts":[[2012,11]]}}}