{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T10:57:57Z","timestamp":1730285877028,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,11]]},"DOI":"10.1109\/norchp.2012.6403148","type":"proceedings-article","created":{"date-parts":[[2013,1,9]],"date-time":"2013-01-09T19:29:32Z","timestamp":1357759772000},"page":"1-4","source":"Crossref","is-referenced-by-count":3,"title":["Functional Built-In Self-Test for processor cores in SoC"],"prefix":"10.1109","author":[{"given":"R.","family":"Ubar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Indus","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"O.","family":"Kalmend","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Evartson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.","family":"Orasson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"0","key":"13"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1996.510828"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2009.33"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1147\/rd.342.0389"},{"key":"2","first-page":"358","article-title":"Logic BIST for large industrial designs","author":"hetherington","year":"1999","journal-title":"Proc IEEE Int Test Conf"},{"journal-title":"VLSI Test Principles and Architectures","year":"2006","author":"wang","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000866"},{"key":"7","first-page":"127","article-title":"Mixed-node BIST using embedded processors","volume":"12","author":"hellebrand","year":"1998","journal-title":"JETTA"},{"key":"6","first-page":"144","article-title":"BETSY: Synthesizing Circuits for a specified BIST environment","author":"zhao","year":"0","journal-title":"Proc ITC Oct 1998"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.557122"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1147\/rd.273.0265"},{"journal-title":"Arithmetic BIST in Embedded Systems","year":"1998","author":"rajski","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743181"}],"event":{"name":"2012 NORCHIP","start":{"date-parts":[[2012,11,12]]},"location":"Cpenhagen","end":{"date-parts":[[2012,11,13]]}},"container-title":["NORCHIP 2012"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6385345\/6403095\/06403148.pdf?arnumber=6403148","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T15:08:49Z","timestamp":1490195329000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6403148\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,11]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/norchp.2012.6403148","relation":{},"subject":[],"published":{"date-parts":[[2012,11]]}}}