{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T03:03:20Z","timestamp":1725591800825},"reference-count":30,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,6]]},"DOI":"10.1109\/ntms.2019.8763813","type":"proceedings-article","created":{"date-parts":[[2019,7,16]],"date-time":"2019-07-16T00:25:18Z","timestamp":1563236718000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["FPGA Implementation of pAsynch Design Paradigm"],"prefix":"10.1109","author":[{"given":"Yehuda","family":"Rudin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Itamar","family":"Levi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexander","family":"Fish","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Osnat","family":"Keren","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-34961-4_44"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090745"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-8348-9324-6_22"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/11545262_12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/11894063_21"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44499-8_20"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-24660-2_18"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.4218\/etrij.10.0209.0247"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/FTFC.2013.6577751"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2359720"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ITCC.2005.213"},{"key":"ref28","article-title":"Low-cost pseudoasynchronous circuit design style with reduced exploitable side information","author":"levi","year":"2017","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"journal-title":"Power Analysis Attacks Revealing the Secrets of Smart Cards","year":"2008","author":"mangard","key":"ref4"},{"key":"ref27","article-title":"Cpa secured data-dependent delayassignment methodology","author":"levi","year":"2016","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342042"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2010.5667769"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-72354-7_3"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1465395"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268856"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2320154"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-01001-9_26"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30117-2_125"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-011-0006-y"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-33027-8_10"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-20465-4_6"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44499-8_19"},{"journal-title":"Gate-level masking","year":"2017","author":"leiserson","key":"ref24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-06734-6_17"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2452371"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/11545262_14"}],"event":{"name":"2019 10th IFIP International Conference on New Technologies, Mobility and Security (NTMS)","start":{"date-parts":[[2019,6,24]]},"location":"CANARY ISLANDS, Spain","end":{"date-parts":[[2019,6,26]]}},"container-title":["2019 10th IFIP International Conference on New Technologies, Mobility and Security (NTMS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8758829\/8763770\/08763813.pdf?arnumber=8763813","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:09:25Z","timestamp":1657854565000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8763813\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/ntms.2019.8763813","relation":{},"subject":[],"published":{"date-parts":[[2019,6]]}}}