{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T22:11:14Z","timestamp":1729635074856,"version":"3.28.0"},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,8]]},"DOI":"10.1109\/nvmsa.2015.7304373","type":"proceedings-article","created":{"date-parts":[[2015,10,29]],"date-time":"2015-10-29T22:19:03Z","timestamp":1446157143000},"page":"1-6","source":"Crossref","is-referenced-by-count":3,"title":["Improving MLC PCM write throughput by write reconstruction"],"prefix":"10.1109","author":[{"given":"Huizhang","family":"Luo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Liang","family":"Shi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mengying","family":"Zhao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qingfeng","family":"Zhuge","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chun Jason","family":"Xue","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2013.6732213"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039420"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2669365"},{"key":"ref13","first-page":"282","article-title":"Accelerating write by exploiting pcm asymmetries","author":"yue","year":"2013","journal-title":"HPCA '13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749742"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168941"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/NVMSA.2014.6927203"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669157"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"380","DOI":"10.1145\/2366231.2337203","article-title":"Preset: Improving performance of phase change memories by exploiting asymmetry in write times","volume":"40","author":"qureshi","year":"2012","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.10"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2656045.2656049"},{"key":"ref3","first-page":"279","article-title":"Curling-pcm: Application-specific wear leveling for phase change memory based embedded systems","author":"liu","year":"2013","journal-title":"ASP-DAC’ 13"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1785481.1785503"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"654","DOI":"10.1109\/TVLSI.2014.2321571","article-title":"Low overhead software wear leveling for hybrid pcm+ dram main memory on embedded systems","volume":"23","author":"hu","year":"2015","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"ref8","first-page":"1447","article-title":"A block-level flash memory management scheme for reducing write activities in pcm-based embedded systems","author":"liu","year":"2012","journal-title":"DATE'12"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2656075.2656078"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627647"},{"key":"ref9","first-page":"1","article-title":"Wear-leveling for pcm main memory on embedded system via page management and process scheduling","author":"pan","year":"2014","journal-title":"RTCSA'14"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.131"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2597652.2597661"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418973"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456952"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.377981"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"}],"event":{"name":"2015 IEEE Non-Volatile Memory System and Applications Symposium (NVMSA)","start":{"date-parts":[[2015,8,19]]},"location":"Hong Kong, Hong Kong","end":{"date-parts":[[2015,8,21]]}},"container-title":["2015 IEEE Non-Volatile Memory System and Applications Symposium (NVMSA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7295173\/7304351\/07304373.pdf?arnumber=7304373","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T22:31:40Z","timestamp":1498257100000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7304373\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,8]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/nvmsa.2015.7304373","relation":{},"subject":[],"published":{"date-parts":[[2015,8]]}}}