{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,24]],"date-time":"2026-09-24T09:03:17Z","timestamp":1790240597302,"version":"4.1.0"},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,8]]},"DOI":"10.1109\/nvmsa.2016.7547174","type":"proceedings-article","created":{"date-parts":[[2016,8,18]],"date-time":"2016-08-18T20:31:37Z","timestamp":1471552297000},"page":"1-6","source":"Crossref","is-referenced-by-count":15,"title":["A low-power hybrid magnetic cache architecture exploiting narrow-width values"],"prefix":"10.1109","author":[{"given":"Mohsen","family":"Imani","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Abbas","family":"Rahimi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yeseong","family":"Kim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tajana","family":"Rosing","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/335043.335044"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2016.7479181"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/NVMSA.2015.7304356"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1999.744314"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2003.1240865"},{"key":"ref15","first-page":"1422","article-title":"Exploiting narrow-width values for thermal-aware register file designs","author":"wang","year":"2003","journal-title":"IEEE DATE"},{"key":"ref16","first-page":"546","article-title":"Low power aging-aware register file design by duty cycle balancing","author":"wang","year":"2012","journal-title":"IEEE DATE"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.7873\/DATE2014.065"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039420"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333738"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"},{"key":"ref27","article-title":"SPICE Models for Magnetic Tunnel Junctions Based on Monodomain Approximation","author":"fong","year":"2013"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2902961.2902990"},{"key":"ref6","article-title":"Parboil: A revised benchmark suite for scientific and commercial throughput computing","author":"stratton","year":"2012","journal-title":"Center for Reliable and High-Performance Computing"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749716"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228406"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039420"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2015.7273491"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"68","DOI":"10.1109\/MC.2003.1250885","article-title":"Leakage current: Moore's law meets static power","volume":"36","author":"kim","year":"2003","journal-title":"IEEE Computer"},{"key":"ref20","first-page":"737","article-title":"Power and performance of read-write aware hybrid caches with non-volatile memories","author":"wu","year":"2009","journal-title":"IEEE DATE"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.20"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155659"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0085"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2613"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742972"},{"key":"ref25","first-page":"994","article-title":"Nvsim: A circuit-level performance, energy, and area model for emerging nonvolatile memory","volume":"31","author":"dong","year":"2012","journal-title":"IEEE TCAD"}],"event":{"name":"2016 5th Non-Volatile Memory Systems and Applications Symposium (NVMSA)","location":"Daegu, South Korea","start":{"date-parts":[[2016,8,17]]},"end":{"date-parts":[[2016,8,19]]}},"container-title":["2016 5th Non-Volatile Memory Systems and Applications Symposium (NVMSA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7546973\/7547173\/07547174.pdf?arnumber=7547174","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T20:58:29Z","timestamp":1498337909000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7547174\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,8]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/nvmsa.2016.7547174","relation":{},"subject":[],"published":{"date-parts":[[2016,8]]}}}