{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T02:49:44Z","timestamp":1725418184885},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,8]]},"DOI":"10.1109\/nvmsa.2016.7547180","type":"proceedings-article","created":{"date-parts":[[2016,8,18]],"date-time":"2016-08-18T20:31:37Z","timestamp":1471552297000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["Minimizing cell-to-cell interference by exploiting differential bit impact characteristics of scaled MLC NAND flash memories"],"prefix":"10.1109","author":[{"given":"Yejia","family":"Di","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Liang","family":"Shi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Congming","family":"Gao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kaijie","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chun Jason","family":"Xue","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Edwin H.M.","family":"Sha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657034"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2280078"},{"key":"ref12","article-title":"Cell-to-cell interference compensation schemes using reduced symbol pattern of interfering cells for mlc nand flash memory","author":"kong","year":"0","journal-title":"2012 Digest APMRC"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2046966"},{"key":"ref14","article-title":"Effects of floating-gate interference on nand flash memory cell operation","author":"lee","year":"0","journal-title":"EDL '02"},{"key":"ref15","article-title":"A zeroing cell-to-cell interference page architecture with temporary 1sb storing and parallel msb program scheme for mlc nand flash memories","author":"park","year":"0","journal-title":"JSSC'08"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176694"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691152"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372608"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1993.347408"},{"key":"ref4","article-title":"Error patterns in MLC NAND flash memory: Measurement, characterization, and analysis","author":"cai","year":"0","journal-title":"DATE 2012"},{"key":"ref3","article-title":"Exploiting memory device wear-out dynamics to improve nand flash memory system performance","author":"pan","year":"0","journal-title":"Fast'11"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.266"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669118"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2591971.2591994"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2393299"},{"key":"ref2","article-title":"19.2 a 93.4mm2 64gb mlc nand-flash memory with 16nm cmos technology","author":"choi","year":"0","journal-title":"ISSCC '14"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-9431-5"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.328638"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2071990"},{"key":"ref21","article-title":"Modulation coding for flash memories","author":"kong","year":"0","journal-title":"ICN '13"}],"event":{"name":"2016 5th Non-Volatile Memory Systems and Applications Symposium (NVMSA)","start":{"date-parts":[[2016,8,17]]},"location":"Daegu, South Korea","end":{"date-parts":[[2016,8,19]]}},"container-title":["2016 5th Non-Volatile Memory Systems and Applications Symposium (NVMSA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7546973\/7547173\/07547180.pdf?arnumber=7547180","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,27]],"date-time":"2016-09-27T22:16:24Z","timestamp":1475014584000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7547180\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,8]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/nvmsa.2016.7547180","relation":{},"subject":[],"published":{"date-parts":[[2016,8]]}}}