{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T03:45:57Z","timestamp":1725421557312},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,8]]},"DOI":"10.1109\/nvmsa.2017.8064479","type":"proceedings-article","created":{"date-parts":[[2017,10,24]],"date-time":"2017-10-24T20:43:01Z","timestamp":1508877781000},"page":"1-6","source":"Crossref","is-referenced-by-count":3,"title":["Towards write-back aware software emulator for non-volatile memory"],"prefix":"10.1109","author":[{"given":"Atsushi","family":"Koshiba","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takahiro","family":"Hirofuchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Soramichi","family":"Akiyama","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ryousei","family":"Takano","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mitaro","family":"Namiki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/NVMSA.2015.7304374"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1145\/2814576.2814806"},{"year":"0","journal-title":"Intel Corporation","article-title":"Intel. Intel 64 and ia-32 architectures optimization reference manual","key":"ref12"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/TCAD.2012.2185930"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1145\/2024716.2024718"},{"year":"0","journal-title":"Intel Corporation","article-title":"Intel. Intel 64 and ia-32 architectures software de-veloper's manual","key":"ref15"},{"year":"0","journal-title":"Intel Corporation","article-title":"Intel. Intel xeon processor e5–2600 product family: Uncore guide","key":"ref16"},{"key":"ref17","article-title":"Intel memory latency checker","author":"viswanathan","year":"0","journal-title":"Intel Corporation"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1116\/1.3301579"},{"year":"0","journal-title":"Intel (2017) Intel®optane™ssd dc p4800x series Intel","key":"ref3"},{"key":"ref6","first-page":"1","article-title":"Soft21m: Application guided heterogeneous memory management","author":"giardino","year":"2016","journal-title":"2016 IEEE International Conference on Networking Architecture and Storage (NAS)"},{"year":"0","journal-title":"The International Technology Roadmap for Semiconductors (ITRS)","article-title":"ITRS. (2013) International technology roadmap for semiconductors 2013 edition","key":"ref5"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1145\/1629575.1629589"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1145\/2592798.2592814"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/MC.2003.1250880"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1145\/2366231.2337161"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/ISVLSI.2012.82"}],"event":{"name":"2017 IEEE 6th Non-Volatile Memory Systems and Applications Symposium (NVMSA)","start":{"date-parts":[[2017,8,16]]},"location":"Hsinchu, Taiwan","end":{"date-parts":[[2017,8,18]]}},"container-title":["2017 IEEE 6th Non-Volatile Memory Systems and Applications Symposium (NVMSA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8045884\/8064454\/08064479.pdf?arnumber=8064479","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,28]],"date-time":"2017-10-28T03:25:47Z","timestamp":1509161147000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8064479\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,8]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/nvmsa.2017.8064479","relation":{},"subject":[],"published":{"date-parts":[[2017,8]]}}}