{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,26]],"date-time":"2026-03-26T07:52:08Z","timestamp":1774511528029,"version":"3.50.1"},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,8,20]],"date-time":"2025-08-20T00:00:00Z","timestamp":1755648000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,8,20]],"date-time":"2025-08-20T00:00:00Z","timestamp":1755648000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,8,20]]},"DOI":"10.1109\/nvmsa66678.2025.00016","type":"proceedings-article","created":{"date-parts":[[2026,3,25]],"date-time":"2026-03-25T19:54:18Z","timestamp":1774468458000},"page":"48-53","source":"Crossref","is-referenced-by-count":0,"title":["Application of Nonvolatile IP with MTJ to eFPGA"],"prefix":"10.1109","author":[{"given":"Keizo","family":"Hiraga","sequence":"first","affiliation":[{"name":"Sony Semiconductor Solutions Corporation,Atsugi,Japan"}]},{"given":"Kenshu","family":"Seto","sequence":"additional","affiliation":[{"name":"Kumamoto University,Kumamoto,Japan"}]},{"given":"Kazuhiro","family":"Bessho","sequence":"additional","affiliation":[{"name":"Sony Semiconductor Solutions Corporation,Atsugi,Japan"}]},{"given":"Masahiro","family":"Iida","sequence":"additional","affiliation":[{"name":"Kumamoto University,Kumamoto,Japan"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CANDAR60563.2023.00012"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjtsldm.17.16"},{"key":"ref3","first-page":"278","article-title":"Proposal and first evaluation of a logic cell architecture for eFPGA IP","volume-title":"IPSJ Design Automation Symposium","author":"Iida","year":"2024"},{"key":"ref4","first-page":"28S","article-title":"eFPGA IP Preliminary pro-posal and evaluation of technology mapping for a logic cell architecture for eFPGA IP","volume-title":"IPSJ Design Automation Symposium","author":"K","year":"2024"},{"key":"ref5","article-title":"Per-formance Evaluation of eFPGA Using a New Programmable Logic Element: PAE Cell","volume-title":"IEICE Technical Report, RECONF-45","author":"Iwasaki","year":"2024"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662431"},{"key":"ref7","first-page":"6B11","article-title":"NanoBridge Technology for Nonvoaltile FPGA and Memory Applications (Invited)","volume-title":"IEEE International Reliability Physics Symposium ProceedingsIRPS","author":"Munehiro","year":"2022"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1049\/el.2011.1807"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/NVMSA.2017.8064472"},{"key":"ref10","article-title":"Energy efficient write verify and retry scheme for mtj based flip-flop and application","volume-title":"IEEE 7th Non-Volatile Memory Systems and Applications Symposium","author":"K","year":"2018"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/COOLCHIPS49199.2020.9097630"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3237794"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185432"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/RECONFIG.2018.8641712"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/COOLCHIPS65488.2025.11018594"}],"event":{"name":"2025 IEEE 14th Non-Volatile Memory Systems and Applications Symposium (NVMSA)","location":"Singapore, Singapore","start":{"date-parts":[[2025,8,20]]},"end":{"date-parts":[[2025,8,22]]}},"container-title":["2025 IEEE 14th Non-Volatile Memory Systems and Applications Symposium (NVMSA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11449246\/11449319\/11449327.pdf?arnumber=11449327","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,26]],"date-time":"2026-03-26T06:03:28Z","timestamp":1774505008000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11449327\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,8,20]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/nvmsa66678.2025.00016","relation":{},"subject":[],"published":{"date-parts":[[2025,8,20]]}}}