{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,24]],"date-time":"2025-12-24T12:16:09Z","timestamp":1766578569984,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,8]]},"DOI":"10.1109\/nvmts.2017.8171280","type":"proceedings-article","created":{"date-parts":[[2017,12,13]],"date-time":"2017-12-13T14:38:53Z","timestamp":1513175933000},"page":"1-4","source":"Crossref","is-referenced-by-count":5,"title":["High speed and high-area efficiency non-volatile look-up table design based on magnetic tunnel junction"],"prefix":"10.1109","author":[{"given":"Rana","family":"Alhalabi","sequence":"first","affiliation":[]},{"given":"Gregory","family":"Di Pendina","sequence":"additional","affiliation":[]},{"given":"Ioan-lucian","family":"Prejbeanu","sequence":"additional","affiliation":[]},{"given":"Etienne","family":"Nowak","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/TMAG.2012.2203589"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1145\/1596543.1596548"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/TCSI.2015.2423751"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"7e318","DOI":"10.1063\/1.3672411","article-title":"Six-input lookup table circuit with 62% fewer transistors using nonvolatile logic-in-memory architecture with series\/parallel-connected magnetic tunnel junctions","volume":"111","author":"suzuki","year":"2012","journal-title":"Journal of Applied Physics"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/92.784093"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/IEDM.2008.4796680"},{"year":"0","key":"ref12"},{"key":"ref8","article-title":"Fabrication of a nonvolatile lookup-table circuit chip using magneto\/semiconductor-hybrid structure for an immediate-power-up field programmable gate array","author":"suzuki","year":"2009","journal-title":"VLSI Circuits 2009 Symposium on"},{"year":"0","key":"ref7"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1007\/978-3-319-15180-9"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/TVLSI.2004.824300"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1007\/978-981-10-2720-8_5"}],"event":{"name":"2017 17th Non-Volatile Memory Technology Symposium (NVMTS)","start":{"date-parts":[[2017,8,30]]},"location":"Aachen","end":{"date-parts":[[2017,9,1]]}},"container-title":["2017 17th Non-Volatile Memory Technology Symposium (NVMTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8124862\/8171277\/08171280.pdf?arnumber=8171280","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,7]],"date-time":"2019-10-07T20:17:30Z","timestamp":1570479450000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8171280\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,8]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/nvmts.2017.8171280","relation":{},"subject":[],"published":{"date-parts":[[2017,8]]}}}