{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T11:03:17Z","timestamp":1730286197073,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/nvmts.2018.8603117","type":"proceedings-article","created":{"date-parts":[[2019,1,24]],"date-time":"2019-01-24T02:16:50Z","timestamp":1548296210000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["Maximizing Peformance\/cost Figure of Merit of Storage-type SCM based SSD by Adding Small Capacity of Memory-type SCM"],"prefix":"10.1109","author":[{"given":"Reika","family":"Kinoshita","sequence":"first","affiliation":[]},{"given":"Chihiro","family":"Matsui","sequence":"additional","affiliation":[]},{"given":"Shinpei","family":"Matsuda","sequence":"additional","affiliation":[]},{"given":"Yutaka","family":"Adachi","sequence":"additional","affiliation":[]},{"given":"Ken","family":"Takeuchi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176872"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2731959"},{"key":"ref10","first-page":"4ce02-1","article-title":"Optimal memory configuration analysis in tri-hybrid solid-state drives with storage class memory and multi-level\/triple-level cell NAND flash memory","volume":"56","author":"yamada","year":"2017","journal-title":"Japanese Journal of Applied Physics (JJAP)"},{"year":"0","key":"ref6"},{"year":"0","key":"ref11"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796676"},{"key":"ref12","doi-asserted-by":"crossref","DOI":"10.1145\/3287624.3287754","article-title":"Design of Heterogeneously-integrated Memory System with Storage Class Memories and NAND Flash Memories","author":"matsui","year":"2019","journal-title":"Asia and South Pacific Design Automation Conference University LSI Design Contest (ASP-DAC UDC)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2015.7150277"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.7567\/JJAP.54.04DE04"},{"year":"2013","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2017.8066578"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2015.2442980"}],"event":{"name":"2018 Non-Volatile Memory Technology Symposium (NVMTS)","start":{"date-parts":[[2018,10,22]]},"location":"Sendai","end":{"date-parts":[[2018,10,24]]}},"container-title":["2018 Non-Volatile Memory Technology Symposium (NVMTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8589963\/8603098\/08603117.pdf?arnumber=8603117","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,24]],"date-time":"2020-08-24T03:33:42Z","timestamp":1598240022000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8603117\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/nvmts.2018.8603117","relation":{},"subject":[],"published":{"date-parts":[[2018,10]]}}}