{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T11:03:21Z","timestamp":1730286201476,"version":"3.28.0"},"reference-count":21,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,12,7]],"date-time":"2022-12-07T00:00:00Z","timestamp":1670371200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,12,7]],"date-time":"2022-12-07T00:00:00Z","timestamp":1670371200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,12,7]]},"DOI":"10.1109\/nvmts57339.2022.10229764","type":"proceedings-article","created":{"date-parts":[[2023,8,30]],"date-time":"2023-08-30T17:20:30Z","timestamp":1693416030000},"page":"1-5","source":"Crossref","is-referenced-by-count":1,"title":["Dynamic Flash Memory with Fast Block Refresh"],"prefix":"10.1109","author":[{"given":"Koji","family":"Sakui","sequence":"first","affiliation":[{"name":"Unisantis Electronics Singapore Pte Ltd.,Singapore,409051"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masakazu","family":"Kakumu","sequence":"additional","affiliation":[{"name":"Unisantis Electronics Singapore Pte Ltd.,Singapore,409051"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nozomu","family":"Harada","sequence":"additional","affiliation":[{"name":"Unisantis Electronics Singapore Pte Ltd.,Singapore,409051"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1988.32746"},{"key":"ref12","first-page":"1131","article-title":"SOI DRAM with One-Transistor FET Cell","volume":"75","author":"ohsawa","year":"2006","journal-title":"OYO BUTURI"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IMW51353.2021.9439614"},{"key":"ref14","article-title":"Memory Device with Semiconductor Device","author":"sakui","year":"2020","journal-title":"Japanese Patent"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/NVMTS57339.2022.10229764"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346846"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.874357"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1988.32796"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/SOIC.2001.958032"},{"key":"ref1","article-title":"Semiconductor Storage Device","author":"sakui","year":"1989","journal-title":"Japanese patent application"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/j.memori.2022.100007"},{"key":"ref16","first-page":"127","article-title":"Dynamic Flash Memory with Dual Gate Surrounding Gate Transistor (SGT) for Computation In Memory","volume":"b 5 6","author":"sakui","year":"2021","journal-title":"SSDM"},{"key":"ref19","first-page":"405","article-title":"Read Non-Destructive Dynamic Flash Memory (DFM) with Dual and Double Gates","volume":"f 4 2","author":"sakui","year":"2022","journal-title":"SSDM"},{"key":"ref18","article-title":"Perfect Read Non-Destructive Dynamic Flash Memory (DFM)","author":"sakui","year":"2022","journal-title":"Flash Memory Summit 2022"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2004.1419132"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/SOI.2003.1242879"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1494067"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/55.981314"},{"key":"ref3","first-page":"152","article-title":"Memory design using one-transistor gain cell on SOI","author":"ohsawa","year":"2002","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref6","first-page":"1510","article-title":"Memory design using a one-transistor gain cell on SOI","volume":"37","author":"ohsawa","year":"2002","journal-title":"IEEE JSSC"},{"key":"ref5","first-page":"99","article-title":"A simple 1-transistor capacitorless memory cell for high performance embedded DRAMs","author":"fazan","year":"2002","journal-title":"Proc IEEE CICC"}],"event":{"name":"2022 20th Non-Volatile Memory Technology Symposium (NVMTS)","start":{"date-parts":[[2022,12,7]]},"location":"Stanford, CA, USA","end":{"date-parts":[[2022,12,9]]}},"container-title":["2022 20th Non-Volatile Memory Technology Symposium (NVMTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10227858\/10229532\/10229764.pdf?arnumber=10229764","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,18]],"date-time":"2023-09-18T17:41:32Z","timestamp":1695058892000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10229764\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,12,7]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/nvmts57339.2022.10229764","relation":{},"subject":[],"published":{"date-parts":[[2022,12,7]]}}}