{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,31]],"date-time":"2025-07-31T00:40:20Z","timestamp":1753922420486,"version":"3.37.3"},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100001588","name":"Enterprise Ireland, Innovation Partnership Project","doi-asserted-by":"publisher","award":["IP-2014-0293"],"award-info":[{"award-number":["IP-2014-0293"]}],"id":[{"id":"10.13039\/501100001588","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001602","name":"SFI-CONNECT Science Foundation Ireland","doi-asserted-by":"publisher","award":["13\/RC\/2077"],"award-info":[{"award-number":["13\/RC\/2077"]}],"id":[{"id":"10.13039\/501100001602","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Open J. Circuits Syst."],"published-print":{"date-parts":[[2020]]},"DOI":"10.1109\/ojcas.2020.2994838","type":"journal-article","created":{"date-parts":[[2020,5,15]],"date-time":"2020-05-15T17:59:01Z","timestamp":1589565541000},"page":"34-47","source":"Crossref","is-referenced-by-count":6,"title":["Analysis and Design of a Tri-Level Current-Steering DAC With 12-Bit Linearity and Improved Impedance Matching Suitable for CT-ADCs"],"prefix":"10.1109","volume":"1","author":[{"given":"Shantanu","family":"Mehta","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniel","family":"O'Hare","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vincent","family":"O'Brien","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eric","family":"Thompson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Brendan","family":"Mullane","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2407434"},{"key":"ref11","first-page":"2407","article-title":"Glitch energy reduction and SFDR enhancement techniques for low-power binary-weighted current-steering DAC","volume":"24","author":"chou","year":"2016","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.906200"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2161679"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"651","DOI":"10.1109\/TCSII.2015.2404222","article-title":"Low-overhead self-healing methodology for current matching in current-steering DAC","volume":"62","author":"renzhi","year":"2015","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2386332"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164963"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006314"},{"article-title":"Design of a high speed digital to analog converter","year":"2009","author":"verhoef","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1049\/el.2012.1142"},{"key":"ref8","first-page":"105","article-title":"An accurate statistical yield model for CMOS current-steering D\/A converters","volume":"4","author":"bosch","year":"2000","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2002.1010182"},{"article-title":"Smart and high-performance digital-to-analog converters with dynamic-mismatch mapping","year":"2010","author":"tang","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2763129"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"}],"container-title":["IEEE Open Journal of Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8784029\/8816702\/09094170.pdf?arnumber=9094170","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:56:32Z","timestamp":1641988592000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9094170\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/ojcas.2020.2994838","relation":{},"ISSN":["2644-1225"],"issn-type":[{"type":"electronic","value":"2644-1225"}],"subject":[],"published":{"date-parts":[[2020]]}}}