{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T17:06:35Z","timestamp":1774631195670,"version":"3.50.1"},"reference-count":47,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100018537","name":"National Science and Technology Major Project","doi-asserted-by":"publisher","award":["2016ZX01012101"],"award-info":[{"award-number":["2016ZX01012101"]}],"id":[{"id":"10.13039\/501100018537","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Open J. Circuits Syst."],"published-print":{"date-parts":[[2020]]},"DOI":"10.1109\/ojcas.2020.3007334","type":"journal-article","created":{"date-parts":[[2020,7,7]],"date-time":"2020-07-07T15:56:07Z","timestamp":1594137367000},"page":"76-87","source":"Crossref","is-referenced-by-count":49,"title":["Power Efficient Tiny Yolo CNN Using Reduced Hardware Resources Based on Booth Multiplier and WALLACE Tree Adders"],"prefix":"10.1109","volume":"1","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0178-8130","authenticated-orcid":false,"given":"Fasih Ud Din","family":"Farrukh","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9791-4500","authenticated-orcid":false,"given":"Chun","family":"Zhang","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0145-0209","authenticated-orcid":false,"given":"Yancao","family":"Jiang","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1695-0604","authenticated-orcid":false,"given":"Zhonghan","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Ziqiang","family":"Wang","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6567-0759","authenticated-orcid":false,"given":"Zhihua","family":"Wang","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4911-0748","authenticated-orcid":false,"given":"Hanjun","family":"Jiang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2017.2746084"},{"key":"ref38","first-page":"559","article-title":"Designing arithmatic building blocks","author":"rabaey","year":"2003","journal-title":"Digital Integrated Circuits A Design Perspective"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2007.4488591"},{"key":"ref32","first-page":"157","article-title":"High-radix multipliers","author":"parhami","year":"2010","journal-title":"Computer Arithmetic Algorithms and Hardware Design"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1016\/B978-155860798-9\/50006-3"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.3390\/computers5040020"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/12.863039"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/82.868458"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2019334"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/92.238424"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/s11063-015-9430-9"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.835683"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1631\/FITEE.1700789"},{"key":"ref12","first-page":"1","article-title":"Accelerating deep neural networks on mobile processor with embedded programmable logic","author":"aysegul","year":"2013","journal-title":"Proc IEEE NIPS"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657019"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/EDSSC.2018.8487057"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021740"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2017.12.009"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847265"},{"key":"ref18","first-page":"161","article-title":"Optimizing FPGA-based accelerator design for deep convolutional neural networks","author":"zhang","year":"2015","journal-title":"Proc ACM\/SIGDA Int Symp Field Program Gate Arrays (FPGA)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2017.2743247"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1002\/9780470974681.ch5"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2015.7298594"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-8931-4_4"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"4500","DOI":"10.3390\/s18124500","article-title":"Vehicle-type detection based on compressed sensing and deep learning in vehicular networks","volume":"18","author":"yinghua","year":"2018","journal-title":"SENSORS"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2012.6288864"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JRPROC.1961.287779"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2016.2577031"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2009.25"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272559"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"1715","DOI":"10.3390\/app8101715","article-title":"Visualization and interpretation of convolutional neural network predictions in detecting pneumonia in pediatric chest radiographs","volume":"8","author":"sivaramakrishnan","year":"2018","journal-title":"Appl Sci"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1002\/rob.20276"},{"key":"ref1","first-page":"1106","article-title":"ImageNet classification with deep convolutional neural networks","author":"krizhevsky","year":"2012","journal-title":"Proc Adv Neural Inf Process Syst (NIPS)"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2905242"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3229631.3235024"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174266"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702777"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.3390\/electronics8030281"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/CICTA.2018.8706067"},{"key":"ref42","author":"solovyev","year":"2018","journal-title":"FPGA implementation of convolutional neural networks with fixed-point calculations"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ECS.2015.7124888"},{"key":"ref41","year":"2019","journal-title":"The PASCAL Visual Object Classes Homepage"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-11179-7_36"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.14569\/IJACSA.2018.091062"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3233300"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342121"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/BigData.2018.8621865"}],"container-title":["IEEE Open Journal of Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8784029\/8816702\/09134378.pdf?arnumber=9134378","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:56:31Z","timestamp":1641988591000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9134378\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"references-count":47,"URL":"https:\/\/doi.org\/10.1109\/ojcas.2020.3007334","relation":{},"ISSN":["2644-1225"],"issn-type":[{"value":"2644-1225","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020]]}}}