{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,3]],"date-time":"2025-12-03T17:56:13Z","timestamp":1764784573300,"version":"3.37.3"},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Open J. Circuits Syst."],"published-print":{"date-parts":[[2021]]},"DOI":"10.1109\/ojcas.2020.3039256","type":"journal-article","created":{"date-parts":[[2021,1,9]],"date-time":"2021-01-09T20:39:04Z","timestamp":1610224744000},"page":"91-100","source":"Crossref","is-referenced-by-count":6,"title":["Low-Latency Burst Error Detection and Correction in Decision-Feedback Equalization"],"prefix":"10.1109","volume":"2","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1449-7826","authenticated-orcid":false,"given":"Shovon","family":"Dey","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6159-9067","authenticated-orcid":false,"family":"Aurangozeb","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4118-9212","authenticated-orcid":false,"given":"Masum","family":"Hossain","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"162","article-title":"A 16 Gb\/s 1st-tap FFE and 3-tap DFE in 90 nm CMOS","author":"sugita","year":"2010","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2196313"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5937519"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892189"},{"year":"0","key":"ref14"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2862884"},{"key":"ref3","article-title":"A statistical modeling approach for FEC-encoded high-speed wireline links","author":"yang","year":"2020","journal-title":"Proc DesignCon"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185342"},{"journal-title":"IEEE org","year":"2020","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2016.7573520"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342687"},{"key":"ref2","first-page":"33","article-title":"A 16 Gb\/s 3.7 mW\/Gb\/s 8-tap DFE receiver and baud rate CDR with 30 kppm tracking bandwidth","author":"francese","year":"2013","journal-title":"Proc IEEE Asian Solid-State Circuits Conf (A-SSCC)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.2009.5426027"},{"key":"ref9","article-title":"Link modelling and the challenges and limitations for IBIS AMI for 56+Gb\/s in matching circuit performance","author":"steinberger","year":"2019","journal-title":"Proc ISSCC Forum"}],"container-title":["IEEE Open Journal of Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8784029\/9314963\/09318039.pdf?arnumber=9318039","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,17]],"date-time":"2021-12-17T19:59:05Z","timestamp":1639771145000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9318039\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/ojcas.2020.3039256","relation":{},"ISSN":["2644-1225"],"issn-type":[{"type":"electronic","value":"2644-1225"}],"subject":[],"published":{"date-parts":[[2021]]}}}